Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process

被引:126
作者
Staszewski, RB [1 ]
Leipold, D
Muhammad, K
Balsara, PT
机构
[1] Texas Instruments Inc, Dallas, TX 75243 USA
[2] Univ Texas, Ctr Circuits & Syst, Richardson, TX 75083 USA
关键词
deep-submicrometer CMOS; digital compensation; digital control; digitally controlled oscillator (DCO); frequency synthesizer;
D O I
10.1109/TCSII.2003.819128
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel digitally controlled oscillator (DCO)-based architecture for frequency synthesis in wireless RF applications is proposed and demonstrated. It deliberately avoids any use of an analog tuning voltage control line. Fine frequency resolution is achieved through high-speed EA dithering. Other imperfections of analog circuits are compensated through digital means. The presented ideas enable the employment of fully-digital frequency synthesizers using sophisticated signal processing algorithms, realized in the most advanced deep-submicrometer digital CMOS processes which allow almost no analog extensions. They also promote cost-effective integration with the digital back-end onto a single silicon die. The demonstrator test chip has been fabricated in a digital 0.13-mum CMOS process together with a DSP, which acts as a digital baseband processor with a large number of digital gates in order to investigate noise coupling. The phase noise is -112 dBc/Hz at 500-kHz offset. The close-in spurious tones are below -62 dBc, while the far-out spurs are below -80 dBc. The presented ideas have been incorporated in a commercial Bluetooth transceiver.
引用
收藏
页码:815 / 828
页数:14
相关论文
共 15 条
[1]  
Best R. E., 1997, PHASE LOCKED LOOPS D, V3rd
[2]  
Candy JamesC., 1991, OVERSAMPLING DELTA S
[3]   A 900-MHz 1-V CMOS frequency synthesizer [J].
Dehng, GK ;
Yang, CY ;
Hsu, JM ;
Liu, SI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (08) :1211-1214
[4]   AN ALL-DIGITAL PHASE-LOCKED LOOP WITH 50-CYCLE LOCK TIME SUITABLE FOR HIGH-PERFORMANCE MICROPROCESSORS [J].
DUNNING, J ;
GARCIA, G ;
LUNDBERG, J ;
NUCKOLLS, E .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (04) :412-422
[5]   INTERPOLATION IN DIGITAL MODEMS .1. FUNDAMENTALS [J].
GARDNER, FM .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (03) :501-507
[6]  
HAJIMIRI A, 1998, IEEE J SOLID-ST CIRC, V35, P326
[7]  
Hajimiri Ali., 1999, The Design of Low Noise Oscillators
[8]   A NEW PLL FREQUENCY-SYNTHESIZER WITH HIGH SWITCHING SPEED [J].
KAJIWARA, A ;
NAKAGAWA, M .
IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 1992, 41 (04) :407-413
[9]   Oscillator phase noise: A tutorial [J].
Lee, TH ;
Hajimiri, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) :326-336
[10]   A 16-BIT OVERSAMPLING A-TO-D CONVERSION TECHNOLOGY USING TRIPLE-INTEGRATION NOISE SHAPING [J].
MATSUYA, Y ;
UCHIMURA, K ;
IWATA, A ;
KOBAYASHI, T ;
ISHIKAWA, M ;
YOSHITOME, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) :921-929