Tantalum nitride metal gate FD-SOI CMOS FETs using low resistivity self-grown bcc-tantalum layer

被引:20
作者
Shimada, H [1 ]
Ohshima, I
Ushiki, T
Sugawa, S
Ohmi, T
机构
[1] Tohoku Univ, Grad Sch Engn, Dept Elect Engn, Sendai, Miyagi 9808579, Japan
[2] Seiko Epson Corp, New Device Dev Grp, Nagano 3990293, Japan
[3] Tohoku Univ, NICHe, Sendai, Miyagi 9808579, Japan
关键词
barrier height; constant current stress; epitaxial growth; gate injection; metal gate; MOSFET; silicon-on-insulator; SIMOX; tantalum; tantalum nitride; work function; xenon;
D O I
10.1109/16.936572
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A Tantalum Nitride (TaNx) metal gate complementary metal oxide semiconductor (CMOS) technology using low-resistivity (similar to 15 mu Omega cm), bcc(body-centered-cubic)-phase tantalum metal layer has been developed, featuring low-temperature processing below 550 degreesC except for gate oxide formation. It was found for the first time that TaNx works not only as a buffer layer which prevents tantalum metal film and gate oxide film from reaction with each other, but also as a seed layer which helps self-growth of bcc-phase tantalum films by hetero-epitaxy, Furthermore, we have demonstrated that the work function of TaNx gate is close to midgap of silicon, hence similar to Titanium Nitride (TiNx) gate. We have also demonstrated that MOS capacitors on bulk and fully-depleted silicon-on-insulator(FDSOI) CMOS with TaNx/bcc-Ta/TaNx stacked metal gate structure have excellent electrical characteristics and that the ring-oscillator fabricated using the stacked metal gate CMOS can be operated successfully with 3.8 nm-thickness gate oxide.
引用
收藏
页码:1619 / 1626
页数:8
相关论文
共 28 条
[21]  
Wakabayashi H., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P253, DOI 10.1109/IEDM.1999.823891
[22]   High performance metal gate MOSFETs fabricated by CMP for 0.1μm regime [J].
Yagishita, A ;
Saito, T ;
Nakajima, K ;
Inumiya, S ;
Akasaka, Y ;
Ozawa, Y ;
Minamihaba, G ;
Yano, H ;
Hieda, K ;
Suguro, K ;
Arikado, T ;
Okumura, A .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :785-788
[23]  
Yamada T., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P319, DOI 10.1109/IEDM.1999.824160
[24]  
YAMAMOTO N, 1999, P SEMI TECHN S SEMIC, P40
[25]   A comparison of TIN processes for CVD W/TiN gate electrode on 3nm gate oxide [J].
Yang, H ;
Brown, GA ;
Hu, JC ;
Lu, JP ;
Kraft, R ;
Rotondaro, ALP ;
Hattangady, SV ;
Chen, IC ;
Luttmer, JD ;
Chapman, RA ;
Chen, PJ ;
Tsai, HL ;
Amirhekmat, B ;
Magel, LK .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :459-462
[26]   Dependence of Fermi level positions at gate and substrate on the reliability of ultrathin MOS gate oxides [J].
Yang, TC ;
Sachdev, P ;
Saraswat, KC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) :1457-1463
[27]  
Yu B, 1997, 1997 SYMPOSIUM ON VLSI TECHNOLOGY, P105, DOI 10.1109/VLSIT.1997.623717
[28]  
1999, INT TECHNOLOGY ROADM, P123