Threshold voltage of Si single-electron transistor

被引：18

作者：

Fujiwara, A ^{[1
]}

Horiguchi, S ^{[1
]}

Nagase, M ^{[1
]}

Takahashi, Y ^{[1
]}

机构：

[1] NTT Corp, NTT Basic Res Labs, Atsugi, Kanagawa 2430198, Japan

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2003年 / 42卷 / 4B期

关键词：

silicon; single-electron transistor (SET); threshold voltage; offset charge; background charge; pattern-dependent oxidation; strain;

D O I：

10.1143/JJAP.42.2429

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

We experimentally evaluate threshold voltages of Si single-electron transistors (SET) in order to investigate the effect of offset charges. Threshold voltages show a clear relation to the gate capacitance of SETS, which is a device parameter reflecting the size of the Si island of SETS. This indicates that the fabricated Si SETS do not suffer much from random offset charges that cause the threshold voltages to fluctuate. Moreover, our theoretical analysis shows that the obtained negative threshold voltages strongly suggest the reduction of the band gap of Si islands due to oxidation-induced strain.

引用

页码：2429 / 2433

页数：5

共 16 条

[11] QUANTUM-MECHANICAL EFFECTS ON THE THRESHOLD VOLTAGE OF ULTRATHIN-SOI NMOSFETS [J].

OMURA, Y ;

HORIGUCHI, S ;

TABE, M ;

KISHI, K .

IEEE ELECTRON DEVICE LETTERS, 1993, 14 (12) :569-571

[12]

STARING AAM, 1992, HIGH MAGNEITC FIELDS, V3, P301

[13] Silicon single-electron devices [J].

Takahashi, Y ;

Ono, Y ;

Fujiwara, A ;

Inokawa, H .

JOURNAL OF PHYSICS-CONDENSED MATTER, 2002, 14 (39) :R995-R1033

[14] FABRICATION TECHNIQUE FOR SI SINGLE-ELECTRON TRANSISTOR OPERATING AT ROOM-TEMPERATURE [J].

TAKAHASHI, Y ;

NAGASE, M ;

NAMATSU, H ;

KURIHARA, K ;

IWDATE, K ;

NAKAJIMA, K ;

HORIGUCHI, S ;

MURASE, K ;

TABE, M .

ELECTRONICS LETTERS, 1995, 31 (02) :136-137

[15] Size dependence of the characteristics of Si single-electron transistors on SIMOX substrates [J].

Takahashi, Y ;

Namatsu, H ;

Kurihara, K ;

Iwadate, K ;

Nagase, M ;

Murase, K .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) :1213-1217

[16] Excellent charge offset stability in a Si-based single-electron tunneling transistor [J].

Zimmerman, NM ;

Huber, WH ;

Fujiwara, A ;

Takahashi, Y .

APPLIED PHYSICS LETTERS, 2001, 79 (19) :3188-3190

← 1 2 →