Direct digital frequency synthesizers exploiting piecewise linear Chebyshev approximation

被引：7

作者：

Strollo, AGM ^{[1
]}

De Caro, D ^{[1
]}

机构：

[1] Univ Naples Federico II, Dept Elect & Telecommun Engn, I-80125 Naples, Italy

来源：

MICROELECTRONICS JOURNAL | 2003年 / 34卷 / 11期

关键词：

digital integrated circuits; CMOS digital integrated circuits; direct digital frequency synthesis; arithmetic circuits;

D O I：

10.1016/j.mejo.2003.07.002

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper introduces a new approach to design a Digital Direct Frequency Synthesizer (DDFS) using a piecewise linear, minimum maximum error, polynomial approximation technique. The approach, exploiting a first order Chebyshev polynomial expansion, overcomes the performances of previously proposed DDFS based on Taylor approximation. A detailed description of the method used to compute the content of the look-up tables in the new DDFS is given, analytically showing the improved accuracy of new DDFS with respect to Taylor one. Two new Chebyshev DDFS with 80 dBc SFDR, have been designed up to the layout level, exploiting optimized arithmetic circuits. Simulation results confirm improvement in performances with respect to Taylor DDFS. (C) 2003 Elsevier Ltd. All rights reserved.

引用

页码：1099 / 1106

页数：8

共 28 条

[1] Low-power direct digital frequency synthesis for wireless communications [J].

Bellaouar, A ;

O'brecht, MS ;

Fahim, AM ;

Elmasry, MI .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) :385-390

[2]

Bellaouar A., 1999, Low-power direct digital frequency synthesizer architecture, Patent No. [U.S. Patent 5 999 581, 5999581]

[3]

CURTICAPEAN F, 2001, 8 IEEE INT C EL CIRC, V1, P51

[4] Parallel squarer using Booth-folding technique [J].

De Caro, D ;

Strollo, AGM .

ELECTRONICS LETTERS, 2001, 37 (06) :346-347

[5]

DECARO D, 2002, 9 IEEE INT C EL CIRC, P481

[6]

GOLDBERG BG, 1999, DIRECT DIGITAL FREQU

[7]

HUTCHISON BH, 1975, FREQUENCY SYNTHESIS

[8] VLSI implementation of 350MHz 0.35μm 8 bit merged squarer [J].

Kolagotla, RK ;

Griesbach, WR ;

Srinivas, HR .

ELECTRONICS LETTERS, 1998, 34 (01) :47-48

[9] A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range [J].

Madisetti, A ;

Kwentus, AY ;

Willson, AN .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) :1034-1043

[10]

Madisetti A., 1998, Method and apparatus for direct digital frequency synthesizer, Patent No. [U. S. Patent 5 737 253, 5737253]

← 1 2 3 →