Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering

被引:269
作者
Bhuwalka, KK [1 ]
Schulze, J [1 ]
Eisele, I [1 ]
机构
[1] Univ German Fed Armed Forces, Inst Phys, D-85577 Neubiberg, Germany
关键词
gate workfunction engineering; leakage currents; scaling; SiGe; subthreshold swing; surface-tunnel transistor; tunnel bandgap modulation; vertical tunnel field-effect transistor;
D O I
10.1109/TED.2005.846318
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we look into the scaling issues of a vertical tunnel field-effect transistor (FET). The device, a gated p-i-n diode based on silicon, showed gate-controlled hand-to-hand tunneling from the heavily doped source to the intrinsic channel. An exponentially increasing input characteristics, perfect saturation in the output characteristics, and off-currents of the order of 1 fA/mu m for sub-100-nm channel lengths were observed. Further, with a delta p(+) SiGe layer at the p-source end, improvements in the device performance in terms of on-current, threshold voltage and subthreshold swing were shown, albeit trading off the off-currents which increase with Ge content x. We show here that the tunnel FET performance is nearly independent of channel length scaling L and with delta p(+) SiGe layer, scaling t(ox) is not critical to tunnel FET scaling. Further, with gate workfunction engineering, the tunnel FET can be tuned to achieve a high on-current as well as very low off-currents. Due to the perfect saturation in the output characteristics, the device looks good for sub-100-nm low-power analog devices.
引用
收藏
页码:909 / 917
页数:9
相关论文
共 26 条
[1]  
[Anonymous], PHYS SEMICONDUCTOR D
[2]  
[Anonymous], MEDICI US MAN VERS 2
[3]   Lateral interband tunneling transistor in silicon-on-insulator [J].
Aydin, C ;
Zaslavsky, A ;
Luryi, S ;
Cristoloveanu, S ;
Mariolle, D ;
Fraboulet, D ;
Deleonibus, S .
APPLIED PHYSICS LETTERS, 2004, 84 (10) :1780-1782
[4]   Vertical tunnel field-effect transistor with bandgap modulation and workfunction engineering [J].
Bhuwalka, KK ;
Schulze, J ;
Eisele, I .
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, :241-244
[5]   Performance enhancement of vertical tunnel field-effect transistor with SiGe in the δp+ layer [J].
Bhuwalka, KK ;
Schulze, J ;
Eisele, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (7A) :4073-4078
[6]   Vertical tunnel field-effect transistor [J].
Bhuwalka, KK ;
Sedlmaier, S ;
Ludsteck, AK ;
Tolksdorf, A ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) :279-282
[7]  
BHUWALKA KK, 2004, P 62 DEV RES C NOTR, P215
[8]   QUANTIZED STATES IN DELTA-DOPED SI LAYERS [J].
EISELE, I .
SUPERLATTICES AND MICROSTRUCTURES, 1989, 6 (01) :123-128
[9]   Power-constrained CMOS scaling limits [J].
Frank, DJ .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) :235-244
[10]   Performance improvement in vertical surface tunneling transistors by a boron surface phase [J].
Hansch, W ;
Borthen, P ;
Schulze, J ;
Fink, C ;
Sulima, T ;
Eisele, I .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2001, 40 (5A) :3131-3136