Direction of silicon technology from past to future

被引:7
作者
Iwai, H [1 ]
机构
[1] Tokyo Inst Technol, Interdisciplinary Grad Sch Sci & Engn, Midori Ku, Yokohama, Kanagawa 2268502, Japan
来源
PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2001年
关键词
D O I
10.1109/IPFA.2001.941450
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1 / 35
页数:35
相关论文
共 53 条
[1]  
ALAM M, 2000, P INT REL PHYS S, P21
[2]   80 nm poly-silicon gated n-FETs with ultra-thin Al2O3 gate dielectric for ULSI applications [J].
Buchanan, DA ;
Gusev, EP ;
Cartier, E ;
Okorn-Schmidt, H ;
Rim, K ;
Gribelyuk, MA ;
Mocuta, A ;
Ajmera, A ;
Copel, M ;
Guha, S ;
Bojarczuk, N ;
Callegari, A ;
D'Emic, C ;
Kozlowski, P ;
Chan, K ;
Fleming, RJ ;
Jamison, PC ;
Brown, J ;
Arndt, R .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :223-226
[3]  
Byoung Hun Lee, 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P133, DOI 10.1109/IEDM.1999.823863
[4]   High quality La2O3 and Al2O3 gate dielectrics with equivalent oxide thickness 5-10Å [J].
Chin, A ;
Wu, YH ;
Chen, SB ;
Liao, CC ;
Chen, WJ .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :16-17
[5]  
CHUA R, 2000, IEDM DEC, P45
[6]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268
[7]  
Downey DF, 1999, ELEC SOC S, V99, P151
[8]   Full copper wiring in a sub-0.25 μm CMOS ULSI technology [J].
Edelstein, D ;
Heidenreich, J ;
Goldblatt, R ;
Cote, W ;
Uzoh, C ;
Lustig, N ;
Roper, P ;
McDevitt, T ;
Motsiff, W ;
Simon, A ;
Dukovic, J ;
Wachnik, R ;
Rathore, H ;
Schulz, R ;
Su, L ;
Luce, S ;
Slattery, J .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :773-776
[9]  
ESHITA T, 1999, S VLSI TECH, P139
[10]  
Fiegna C., 1993, S VLSI TECH, P33