Effects of channel width on electrical characteristics of polysilicon TFTs with multiple nanowire channels

被引:21
作者
Wu, YC [1 ]
Chang, TC
Liu, PT
Chen, CS
Tu, CH
Zan, HW
Tai, YH
Chang, CY
机构
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
[2] Natl Sun Yat Sen Univ, Dept Phys, Kaohsiung, Fukuoka 804, Taiwan
[3] Natl Sun Yat Sen Univ, Inst Electroopt Engn, Ctr Nanosci & Nanotechnol, Kaohsiung, Fukuoka 804, Taiwan
[4] Natl Chiao Tung Univ, Dept Photon & Display Inst, Hsinchu 300, Taiwan
关键词
lightly doped drain (LDD); nanowire; polysilicon; thin-film transistor (TFT);
D O I
10.1109/TED.2005.856797
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief studies the electrical characteristics of a series of polysilicon thin-film transistors (poly-Si TFTs) with different numbers of multiple channels of various widths, with lightly doped drain (LDD) structures. The nanoscale TFT with ten 67-nm-wide split channels (M10) has superior and more uniform electrical characteristics than other TFTs. Additionally, experimental results reveal that the electrical performance of proposed TFTs enhances with each channel width decreasing, yielding a profile from a single-gate to tri-gate structure.
引用
收藏
页码:2343 / 2346
页数:4
相关论文
共 17 条
[1]  
ADAN AO, 1990, S VLSI TECH, P19
[2]  
CHOI HJ, 1998, S VLSI TECH DIG, P38
[3]   A novel gate-overlapped LDD poly-si thin-film transistor [J].
Choi, KY ;
Han, MK .
IEEE ELECTRON DEVICE LETTERS, 1996, 17 (12) :566-568
[4]   High performance fully-depleted tri-gate CMOS transistors [J].
Doyle, BS ;
Datta, S ;
Doczy, M ;
Hareland, S ;
Jin, B ;
Kavalieros, J ;
Linton, T ;
Murthy, A ;
Rios, R ;
Chau, R .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (04) :263-265
[5]  
Hack M., 1993, IEDM, P385
[6]   CONDUCTIVITY BEHAVIOR IN POLYCRYSTALLINE SEMICONDUCTOR THIN-FILM TRANSISTORS [J].
LEVINSON, J ;
SHEPHERD, FR ;
SCANLON, PJ ;
WESTWOOD, WD ;
ESTE, G ;
RIDER, M .
JOURNAL OF APPLIED PHYSICS, 1982, 53 (02) :1193-1202
[7]   Sub-60-nm quasi-planar FinFETs fabricated using a simplified process [J].
Lindert, N ;
Chang, LL ;
Choi, YK ;
Anderson, EH ;
Lee, WC ;
King, TJ ;
Bokor, J ;
Hu, CM .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (10) :487-489
[8]   ANOMALOUS OFF-CURRENT MECHANISMS IN N-CHANNEL POLY-SI THIN-FILM TRANSISTORS [J].
MIGLIORATO, P ;
REITA, C ;
TALLARIDA, G ;
QUINN, M ;
FORTUNATO, G .
SOLID-STATE ELECTRONICS, 1995, 38 (12) :2075-2079
[9]   Effect of LDD structure and channel poly-Si thinning on a gate-all-around TFT (GAT) for SRAM's [J].
Miyamoto, S ;
Maegawa, S ;
Maeda, S ;
Ipposhi, T ;
Kuriyama, H ;
Nishimura, T ;
Tsubouchi, N .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (08) :1693-1698
[10]   Leakage current mechanism in sub-micron polysilicon thin-film transistors [J].
Olasupo, KR ;
Hatalis, MK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) :1218-1223