Noise in phase-locked loops [Invited]

被引：65

作者：

Hajimiri, A ^{[1
]}

机构：

[1] CALTECH, Dept Elect Engn, Pasadena, CA 91125 USA

来源：

2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN | 2001年

关键词：

D O I：

10.1109/SSMSD.2001.914927

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Jitter and phase noise properties of phase-locked loops (PLL) are analyzed, identifying various forms of jitter and phase noise in PLLs. The effects of different building blocks on the jitter and phase noise performance of PLLs are demonstrated through a parallel analytical and graphical treatment of noise evolution in the phase-locked loop.

引用

收藏

页码：1 / 6

页数：6

相关论文

共 49 条

[1] A STUDY OF LOCKING PHENOMENA IN OSCILLATORS [J].

ADLER, R .

PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1946, 34 (06) :351-357

[2] A WIDE-BANDWIDTH LOW-VOLTAGE PLL FOR POWERPC(TM) MICROPROCESSORS [J].

ALVAREZ, J ;

SANCHEZ, H ;

GEROSA, G ;

COUNTRYMAN, R .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (04) :383-391

[3]

AMINE H, 1993, P 23 EUR MICR C SEPT, P774

[4]

[Anonymous], 1997, COMMUNICATIONS RECEI

[5]

BRANGER B, 1997, IEEE MICROWAVE GUIDE, V7

[6]

BRAUNS H, 1995, P 25 EUR MICR C SEPT, P1155

[7] A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops [J].

Chang, BS ;

Park, JB ;

Kim, WC .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) :749-752

[8] A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-mu m CMOS [J].

Craninckx, J ;

Steyaert, MSJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) :890-897

[9] Low-noise voltage-controlled oscillators using enhanced LC-tanks [J].

Craninckx, J ;

Steyaert, M .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :794-804

[10]

Crawford J.A., 1994, FREQUENCY SYNTHESIZE

← 1 2 3 4 5 →