Tunneling leakage current in ultrathin (<4 nm) nitride/oxide stack dielectrics

被引:27
作者
Shi, Y [1 ]
Wang, XW
Ma, TP
机构
[1] Yale Univ, Ctr Microelect Mat & Struct, New Haven, CT 06520 USA
[2] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
关键词
D O I
10.1109/55.720195
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The leakage current in high-quality ultrathin silicon nitride/oxide (N/O) stack dielectric is calculated based on a model of one-step electron tunneling through both the nitride and the oxide layers. The results show that the tunneling leakage current in the N/O stack is substantially lower than that in the oxide layer of the same equivalent oxide thickness (EOT), The theoretical leakage current in N/O stack has been found to be a strong function of the nitride/oxide EOT ratio: in the direct tunneling regime, the leakage current decreases monotonically as the N/O ratio increases, while in the Fowler-Nordheim regime the lowest leakage current is realized with a N/O EOT ratio of 1:1, Due to the asymmetry of the N/O barrier shape, the leakage current under substrate injection is higher than that under gate injection, although such a difference becomes smaller in the lower voltage regime, Experimental data obtained from high quality ultrathin N/O stack dielectrics agree well with calculated results.
引用
收藏
页码:388 / 390
页数:3
相关论文
共 13 条
[1]  
BENTCHKOWSKY DF, 1969, J APPL PHYS, V40, P3307
[2]   Ultra thin (<3nm) high quality nitride/oxide stack gate dielectrics fabricated by in-situ rapid thermal processing [J].
Kim, BY ;
Luan, HF ;
Kwong, DL .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :463-466
[3]   Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's [J].
Lo, SH ;
Buchanan, DA ;
Taur, Y ;
Wang, W .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) :209-211
[4]   Making silicon nitride film a viable gate dielectric [J].
Ma, TP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) :680-690
[5]   AN IMPROVEMENT OF HOT-CARRIER RELIABILITY IN THE STACKED NITRIDE-OXIDE GATE N-MISFET AND P-MISFET [J].
MOMOSE, HS ;
MORIMOTO, T ;
OZAWA, Y ;
YAMABE, K ;
IWAI, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (04) :704-712
[6]   Ultrathin oxide-nitride gate dielectric MOSFET's [J].
Parker, CG ;
Lucovsky, G ;
Hauser, JR .
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (04) :106-108
[7]   CHARACTERIZATION OF CURRENT TRANSPORT IN MNOS STRUCTURES WITH COMPLEMENTARY TUNNELING EMITTER BIPOLAR-TRANSISTORS [J].
SCHRODER, DK ;
WHITE, MH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (06) :899-906
[8]  
SHI Y, 1997, P INT S VLSI TECHN S, P172
[9]  
SIMMONS JG, 1998, J APPL PHYS, V34
[10]   CARRIER CONDUCTION AND TRAPPING IN METAL-NITRIDE-OXIDE-SEMICONDUCTOR STRUCTURES [J].
SUZUKI, E ;
HAYASHI, Y .
JOURNAL OF APPLIED PHYSICS, 1982, 53 (12) :8880-8885