Mobility scaling in short-channel length strained Ge-on-insulator P-MOSFETs

被引:44
作者
Bedell, Stephen W. [1 ]
Majumdar, Amlan [1 ]
Ott, John A. [1 ]
Arnold, John [2 ]
Fogel, Keith [1 ]
Koester, Steven J. [1 ]
Sadana, Devendra K. [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Res, Albany NanoTech, Albany, NY 12203 USA
关键词
germanium; MOSFET; silicon-germanium-on-insulator (SGOI); strain;
D O I
10.1109/LED.2008.2000713
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The hole transport characteristics in partially strained (0.5%) Ge p-channel MOSFETs formed on silicon-germanium-on-insulator (SGOI) substrates were investigated for gate lengths down to 65 min. We demonstrate that high hole mobility is maintained down to the shortest channel lengths. The channel conductance from these devices is measured and compared to state-of-the-art high-performance Si channel P-MOSFETs.
引用
收藏
页码:811 / 813
页数:3
相关论文
共 11 条
[1]  
Lee Y, 2005, J IND ENG CHEM, V11, P27
[2]   P-CHANNEL GERMANIUM MOSFETS WITH HIGH CHANNEL MOBILITY [J].
MARTIN, SC ;
HITT, LM ;
ROSENBERG, JJ .
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (07) :325-326
[3]   A 45nm logic technology with high-k plus metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging [J].
Mistry, K. ;
Allen, C. ;
Auth, C. ;
Beattie, B. ;
Bergstrom, D. ;
Bost, M. ;
Brazier, M. ;
Buehler, M. ;
Cappellani, A. ;
Chau, R. ;
Choi, C. -H. ;
Ding, G. ;
Fischer, K. ;
Ghani, T. ;
Grover, R. ;
Han, W. ;
Hanken, D. ;
Hatttendorf, M. ;
He, J. ;
Hicks, J. ;
Huessner, R. ;
Ingerly, D. ;
Jain, P. ;
James, R. ;
Jong, L. ;
Joshi, S. ;
Kenyon, C. ;
Kuhn, K. ;
Lee, K. ;
Liu, H. ;
Maiz, J. ;
McIntyre, B. ;
Moon, P. ;
Neirynck, J. ;
Pei, S. ;
Parker, C. ;
Parsons, D. ;
Prasad, C. ;
Pipes, L. ;
Prince, M. ;
Ranade, P. ;
Reynolds, T. ;
Sandford, J. ;
Schifren, L. ;
Sebastian, J. ;
Seiple, J. ;
Simon, D. ;
Sivakumar, S. ;
Smith, P. ;
Thomas, C. .
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, :247-+
[4]  
NARASIMHA S, 2006, IEDM, P689
[5]  
NAYFEH HM, 2007, P DEV RES C, P51
[6]   High-performance deep submicron ge pMOSFETs with halo implants [J].
Nicholas, Gareth ;
De Jaeger, Brice ;
Brunco, David P. ;
Zimmerman, Paul ;
Eneman, Geert ;
Martens, Koen ;
Meuris, Marc ;
Heyns, Marc M. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) :2503-2511
[7]  
Rim K, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P43, DOI 10.1109/IEDM.2002.1175775
[8]  
Ritenour A, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P433
[9]  
Shang HL, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P157
[10]  
Yamamoto T, 2007, INT EL DEVICES MEET, P1041