High-performance deep submicron ge pMOSFETs with halo implants

被引:87
作者
Nicholas, Gareth
De Jaeger, Brice
Brunco, David P.
Zimmerman, Paul
Eneman, Geert
Martens, Koen
Meuris, Marc
Heyns, Marc M.
机构
[1] Interuniv Microelect Ctr, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, B-3000 Louvain, Belgium
关键词
germanium (Ge); halo; high-k; high mobility; high performance; MOSFET; NiGe; transistor;
D O I
10.1109/TED.2007.902732
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ge pMOSFETs with HfO2 gate dielectric and gate lengths down to 125 nm are fabricated in a Si-like process. Long-channel hole mobilities exceed the universal curve for Si by more than 2.5 times for vertical effective fields as large as I MV/cm. The mobility enhancement is found to be relevant at submicron gate lengths, and a drive current of 1034 mu A/mu m is achieved for L = 125 nm at V-G - V-T = V-D = -1.5 V. The introduction of halo implants allows significantly improved control of short-channel effects, with approximately three orders of magnitude reduction in source junction OFF-current. VT rolloff and drain-induced barrier lowering are reduced from 207 mV and 230 mV/V to 36 mV and 54 mV/V, respectively, for the highest n-well dose investigated. Four key logic benchmarking metrics are used to demonstrate that Ge is able to outperform Si down to the shortest investigated gate length, with an almost twofold improvement in intrinsic gate delay. ION = 722 mu A/mu m is demonstrated for I-OFF = 11nA/mu m at a power supply voltage of - 1.5 V, when evaluating from the source.
引用
收藏
页码:2503 / 2511
页数:9
相关论文
共 18 条
[1]  
[Anonymous], 2006, IEDM, DOI DOI 10.1109/IEDM.2006.346870
[2]   THE TRANSISTOR, A SEMI-CONDUCTOR TRIODE [J].
BARDEEN, J ;
BRATTAIN, WH .
PHYSICAL REVIEW, 1948, 74 (02) :230-231
[3]   Benchmarking nanotechnology for high-performance and low-power logic transistor applications [J].
Chau, R ;
Datta, S ;
Doczy, M ;
Doyle, B ;
Jin, J ;
Kavalieros, J ;
Majumdar, A ;
Metz, M ;
Radosavljevic, M .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) :153-158
[4]  
Chui CO, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P437, DOI 10.1109/IEDM.2002.1175872
[5]  
DEJAEGER B, 2006, P ISTDM, P32
[6]  
*INT TECH ROADM SE, 2000, PROC INT DEV STRUCT
[7]  
International Technology Roadmap for Semiconductors, 2009, PROC INT DEV STRUCT
[8]   Ultrahigh room-temperature hole Hall and effective mobility in Si0.3Ge0.7/Ge/Si0.3Ge0.7 heterostructures [J].
Irisawa, T ;
Tokumitsu, S ;
Hattori, T ;
Nakagawa, K ;
Koh, S ;
Shiraki, Y .
APPLIED PHYSICS LETTERS, 2002, 81 (05) :847-849
[9]   High-mobility low band-to-band-tunneling strained-germanium double-gate heterostructure FETs: Simulations [J].
Krishnamohan, T ;
Kim, D ;
Nguyen, CD ;
Jungemann, C ;
Nishi, Y ;
Saraswat, KC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) :1000-1009
[10]   Manufacturability of 20-nm ultrathin body fully depleted SOI devices with FUSI metal gates [J].
Krivokapic, Z ;
Maszara, WWP ;
Lin, MR .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (01) :5-12