Fabrication of self-aligned surface tunnel transistors with a 80-nm gate length

被引:4
作者
Chun, YJ [1 ]
Uemura, T [1 ]
Baba, T [1 ]
机构
[1] NEC Corp Ltd, Syst Devices & Fundamental Res, Tsukuba, Ibaraki 3058501, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS | 2000年 / 39卷 / 12B期
关键词
tunnel transistor; 80-nm gate-length; self-aligned process; regrowth; MBE;
D O I
10.1143/JJAP.39.L1273
中图分类号
O59 [应用物理学];
学科分类号
摘要
A novel method using electron-beam (EB) lithography and regrowth for fabricating self-aligned InGaAs-based surface tunnel transistors (STTs) with sub-micron gate lengths has been developed. The shape of regrowth layer on the gate region is significantly affected not only by the gate lengths but also by the thickness of the regrowth layer. During regrowth, (111) facets are formed at the edges of the gate region while the (100) surface is maintained at the center. The shape changes to triangular consisting of (111) facets as gate length decreases below 150 nm due to the slow growth rate of the (111) facets compared to the (100) surface. The 80-nm STTs were fabricated by controlling the shape of the regrowth layer, and no deposition of the regrowth layer on the sidewall, which causes leakage current, occurred. The successful operation of InGaAs-based 80-nm STTs with clear negative differential resistance (NDR) characteristics and a gate-controlled peak current was obtained at room temperature.
引用
收藏
页码:L1273 / L1276
页数:4
相关论文
共 6 条
[1]   PROPOSAL FOR SURFACE TUNNEL TRANSISTORS [J].
BABA, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1992, 31 (4B) :L455-L457
[2]  
CAPPASO F, 1986, IEEE ELECTR DEVICE L, V7, P73
[3]   Self-aligned surface tunnel transistors fabricated by a regrowth technique [J].
Chun, YJ ;
Uemura, T ;
Baba, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1999, 38 (10B) :L1163-L1165
[4]   RESONANT TUNNELING THROUGH QUANTUM WELLS AT FREQUENCIES UP TO 2.5 THZ [J].
SOLLNER, TCLG ;
GOODHUE, WD ;
TANNENWALD, PE ;
PARKER, CD ;
PECK, DD .
APPLIED PHYSICS LETTERS, 1983, 43 (06) :588-590
[5]   Demonstration of a novel multiple-valued T-gate using multiple-junction surface tunnel transistors and its application to three-valued data flip-flop [J].
Uemura, T ;
Baba, T .
30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, :305-310
[6]   A NEW FUNCTIONAL, RESONANT-TUNNELING HOT-ELECTRON TRANSISTOR (RHET) [J].
YOKOYAMA, N ;
IMAMURA, K ;
MUTO, S ;
HIYAMIZU, S ;
NISHI, H .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1985, 24 (11) :L853-L853