Demonstration of a novel multiple-valued T-gate using multiple-junction surface tunnel transistors and its application to three-valued data flip-flop

被引：14

作者：

Uemura, T ^{[1
]}

Baba, T ^{[1
]}

机构：

[1] NEC Corp Ltd, Fundamental Res Labs, Tsukuba, Ibaraki 3058501, Japan

来源：

30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS | 2000年

关键词：

D O I：

10.1109/ISMVL.2000.848636

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A novel T-gale consisting of multi-junction surface tunnel transistors (MJ-STTs) and hetero-junction FETs (HJFETs) were proposed and its operation was successfully confirmed by both simulation and experiment. The number of the devices required for the T-gate can be drastically reduced due to a high functionality of the MJ-STT. Only three MJ-STTs and three HJFETs were required to fabricate the three-valued T-gate, whose number is less than one half of that of the conventional circuit. The fabricated circuit exhibited a basic T-gate operation with various logic function. Furthermore, a multiple-valued data Flip-Flop (D-FF) circuit could be realized by only one T-gate.

引用

页码：305 / 310

页数：4

共 10 条

[1] Development of quantum functional devices for multiple-valued logic circuits [J].

Baba, T .

1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, :2-8

[2] PROPOSAL FOR SURFACE TUNNEL TRANSISTORS [J].

BABA, T .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1992, 31 (4B) :L455-L457

[3] Development of InGaAs-based multiple-junction surface tunnel transistors for multiple-valued logic circuits [J].

Baba, T ;

Uemura, T .

1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, :7-12

[4] Multiple-junction surface tunnel transistors for multiple-valued logic circuits [J].

Baba, T ;

Uemura, T .

27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, :41-46

[5] Self-aligned surface tunnel transistors fabricated by a regrowth technique [J].

Chun, YJ ;

Uemura, T ;

Baba, T .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1999, 38 (10B) :L1163-L1165

[6]

HIGUCHI T, 1989, MULTIPLE VALUED DIGI

[7] A NEW RESONANT TUNNELING LOGIC GATE EMPLOYING MONOSTABLE-BISTABLE TRANSITION [J].

MAEZAWA, K ;

MIZUTANI, T .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1993, 32 (1A-B) :L42-L44

[8] RESONANT TUNNELING DEVICE WITH MULTIPLE NEGATIVE DIFFERENTIAL RESISTANCE - DIGITAL AND SIGNAL-PROCESSING APPLICATIONS WITH REDUCED CIRCUIT COMPLEXITY [J].

SEN, S ;

CAPASSO, F ;

CHO, AY ;

SIVCO, D .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (10) :2185-2191

[9] Large enhancement of interband tunneling current densities of over 10(5) A/cm(2) in In0.53Ga0.47As-based surface tunnel transistors [J].

Uemura, T ;

Baba, T .

IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) :225-227

[10] Resonant-tunneling diode and HEMT logic circuits with multiple thresholds and multilevel output [J].

Waho, T ;

Chen, KJ ;

Yamamoto, M .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (02) :268-274

← 1 →