Three-dimensional thin-film-transistor silicon-oxide-nitride-oxide-silicon memory cell formed on large grain sized polysilicon films using nuclei induced solid phase crystallization

被引:7
作者
Gu, S [1 ]
Dunton, SV [1 ]
Walker, AJ [1 ]
Nallamothu, S [1 ]
Chen, EH [1 ]
Mahajani, M [1 ]
Herner, SB [1 ]
Eckert, VL [1 ]
Hu, S [1 ]
Konevecki, M [1 ]
Petti, C [1 ]
Radigan, S [1 ]
Raghuram, U [1 ]
Vyvoda, MA [1 ]
机构
[1] Matrix Semicond Inc, Santa Clara, CA 95054 USA
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 2005年 / 23卷 / 05期
关键词
D O I
10.1116/1.2055327
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We describe a manufacturing method (US Patent No. 6,713,371) to enhance the grain size of polysilicon films prepared by solid phase crystallization of amorphous silicon films. This technique requires deposition of silicon nuclei between two layers of amorphous silicon films. Grain size is controllable by varying the density of nuclei. Film deposition and crystallization can be conducted with commercially available semiconductor equipments in a single batch. The method does not require extra manufacturing steps after low pressure chemical vapor deposition of silicon films other than solid phase crystallization, making it easy to integrate into a metal-oxide-silicon technology. This article discusses characteristics of polysilicon films and thin-film-transistorsilicon-oxide-nitride-oxide-silicon memory cells formed using the method. Many layers of such cells can be vertically stacked for ultrahigh density file storage applications. (c) 2005 American Vacuum Society.
引用
收藏
页码:2184 / 2188
页数:5
相关论文
共 19 条
[1]   Fabrication and performance of selective HSG storage cells for 256 Mb and 1 Gb DRAM applications [J].
Banerjee, A ;
Wise, RL ;
Plumton, DL ;
Bevan, M ;
Pas, MF ;
Crenshaw, DL ;
Aoyama, S ;
Mansoori, MM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (03) :584-592
[2]  
Cho H. J., 1998, P 1998 S VLSI TECHN, P38
[3]  
GU S, 2004, Patent No. 6713371
[4]  
Herner S. B., 2004, Electrochemical and Solid-State Letters, V7, pG108, DOI 10.1149/1.1691531
[5]   Vertical p-i-n polysililcon diode with antifuse for stackable field-programmable ROM [J].
Herner, SB ;
Bandyopadhyay, A ;
Dunton, SV ;
Eckert, V ;
Gu, J ;
Hsia, KJ ;
Hu, S ;
Jahn, C ;
Kidwell, D ;
Konevecki, M ;
Mahajani, M ;
Park, K ;
Petti, C ;
Radigan, SR ;
Raghuram, U ;
Vienna, J ;
Vyvoda, MA .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) :271-273
[6]   512-Mb PROM with a three-dimensional array of diode/antifuse memory cells [J].
Johnson, M ;
Al-Shamma, A ;
Bosch, D ;
Crowley, M ;
Farmwald, M ;
Fasoli, L ;
Ilkbahar, A ;
Kleveland, B ;
Lee, T ;
Liu, TY ;
Nguyen, Q ;
Scheuerlein, R ;
So, K ;
Thorp, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (11) :1920-1928
[7]  
Kalnitsky A., 1992, Proceedings of the First Symposium on Thin Film Transistor Technologies, P166
[8]  
Kinugawa M., 1992, Proceedings of the First Symposium on Thin Film Transistor Technologies, P145
[9]  
Lifshitz N., 1992, Proceedings of the First Symposium on Thin Film Transistor Technologies, P79
[10]  
PING EX, 2002, Patent No. 6383851