Effects of TiN deposition on the characteristics of W/TiN/SiO2/Si metal oxide semiconductor capacitors

被引:13
作者
Park, DG [1 ]
Cho, HJ [1 ]
Lim, KY [1 ]
Cha, TH [1 ]
Yeo, IS [1 ]
Park, JW [1 ]
机构
[1] Hynix Semicond Inc, Memory Res & Dev Div, Adv Proc Team, Inchon 467701, Kyoungki, South Korea
关键词
D O I
10.1149/1.1392322
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
We report the effects of the TiN deposition technique on the generation and annihilation of interface traps and oxide trapped charges in W/TiN/SiO2 (2-6 nm)/Si,metal oxide semiconductor (MOS) system during direct metal gate process. The TiN films were prepared by reactive sputtering using the Ti target or chemical vapor deposition (CVD) using TiCl4 and NH3. Sputter-deposited TiN not only generated a high level of interface traps similar to2 x 10(12) eV(-1) cm(-2) from the bandedge to the near midgap of Si, but also introduced oxide trapped charges (Q(ot)) of similar to1 x 10(12) cm(-2). The damages annealed out for SiO2 (greater than or equal to3 nm) to the range of 2-3 x 10(11) eV(-1) cm(-2) by the post-metal anneal (PMA) at 800 degreesC in N-2 or at 450 degreesC in forming gas. The interfacial damages for ultrathin SiO2 (similar to2 nm), however, were hardly capable of relieving even after the PMA of 800 degreesC, resulting in an interface trap density (D-it) in the high 10(11) eV(-1) cm(-2) range. The D-it level created after CVD-TiN was as low as similar to3 x 10(11) eV(-1) cm(-2) with negligible Q(ot) even without PMA, and this level was further reduced to similar to1 x 10(11) eV(-1) cm(-2) after PMA. We observed a noticeable increase of the capacitance equivalent thickness when prepared with CVD-TiN plausibly due to Cl from the source gas. (C) 2001 The Electrochemical Society.
引用
收藏
页码:F189 / F193
页数:5
相关论文
共 20 条
[1]   Surface state generation of Mo gate metal oxide semiconductor devices caused by Mo penetration into gate oxide [J].
Amazawa, T ;
Oikawa, H .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1998, 145 (04) :1297-1303
[2]   Fabrication of midgap metal gates compatible with ultrathin dielectrics [J].
Buchanan, DA ;
McFeely, FR ;
Yurkas, JJ .
APPLIED PHYSICS LETTERS, 1998, 73 (12) :1676-1678
[3]   Interface studies of tungsten nitride and titanium nitride composite metal gate electrodes with thin dielectric layers [J].
Claflin, B ;
Binger, M ;
Lucovsky, G .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 1998, 16 (03) :1757-1761
[4]  
Hess D. W., 1976, Electrochemical Society Fall Meeting. (Extended abstracts only received), P829
[5]   KINETICS OF THERMAL GROWTH OF HCI-O2 OXIDES ON SILICON [J].
HIRABAYA.K ;
IWAMURA, J .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1973, 120 (11) :1595-1601
[6]   Gate oxide scaling limits and projection [J].
Hu, CM .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :319-322
[7]   Feasibility of using W/TiN as metal gate for conventional 0.13μm CMOS technology and beyond [J].
Hu, JC ;
Yang, H ;
Kraft, R ;
Rotondaro, ALP ;
Hattangady, S ;
Lee, WW ;
Chapman, RA ;
Chao, CP ;
Chatterjee, A ;
Hanratty, M ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :825-828
[8]  
HWANG JM, 1992, IEDM, P345
[9]   EFFECT OF HCL AND CL2 ON THERMAL OXIDATION OF SILICON [J].
KRIEGLER, RJ ;
CHENG, YC ;
COLTON, DR .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1972, 119 (03) :388-&
[10]  
LEE DH, 1995, VLSI, P119