Controlled two-step solid-phase crystallization for high-performance polysilicon TFT's

被引:36
作者
Subramanian, V
Dankoski, P
Degertekin, L
KhuriYakub, BT
Saraswat, KC
机构
[1] Electrical Engineering Department, Stanford University, Stanford
关键词
D O I
10.1109/55.605445
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Solid-phase crystallization For polysilicon thin-film transistors (TFT's) is generally limited by a tradeoff between throughput and device performance. Larger grains require lower crystallization temperatures, and hence, longer crystallization times. In this letter, a novel crystallization technique is presented which increases both throughput and device performance, using a tyro-step process, controlled using an in situ acoustic temperature/crystallinity sensor. A high-temperature rapid thermal annealing (RTA) nucleation step is followed by a low-temperature grain growth step to grow large-grain polysilicon. TFT's have been Fabricated with a substantial improvement in throughput and device performance. This promises a high-throughput, high-performance, spatially uniform TFT process.
引用
收藏
页码:378 / 381
页数:4
相关论文
共 13 条
[1]   POLY-SI THIN-FILM TRANSISTORS FABRICATED WITH RAPID THERMAL ANNEALED SILICON FILMS [J].
BONNEL, M ;
DUHAMEL, N ;
GUENDOUZ, M ;
HAJI, L ;
LOISEL, B ;
RUAULT, P .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1991, 30 (11B) :L1924-L1926
[2]  
DEGERTEKIN FL, 1994, APPL PHYS LETT, V64, P1338, DOI 10.1063/1.111927
[3]  
FAIR J, 1992, INT FLAT PAN DISPL C, pA109
[4]   HIGH-PERFORMANCE THIN-FILM TRANSISTORS IN LOW-TEMPERATURE CRYSTALLIZED LPCVD AMORPHOUS-SILICON FILMS [J].
HATALIS, MK ;
GREVE, DW .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (08) :361-364
[5]   LARGE GRAIN POLYCRYSTALLINE SILICON BY LOW-TEMPERATURE ANNEALING OF LOW-PRESSURE CHEMICAL VAPOR-DEPOSITED AMORPHOUS-SILICON FILMS [J].
HATALIS, MK ;
GREVE, DW .
JOURNAL OF APPLIED PHYSICS, 1988, 63 (07) :2260-2266
[6]   CHARACTERISTICS AND 3-DIMENSIONAL INTEGRATION OF MOSFETS IN SMALL-GRAIN LPCVD POLYCRYSTALLINE SILICON [J].
MALHI, SDS ;
SHICHIJO, H ;
BANERJEE, SK ;
SUNDARESAN, R ;
ELAHY, M ;
POLLACK, GP ;
RICHARDSON, WF ;
SHAH, AH ;
HITE, LR ;
WOMACK, RH ;
CHATTERJEE, PK ;
LAM, HW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :258-281
[7]  
MIMURA A, 1989, IEEE T ELECTRON DEV, V36, P418
[8]   THIN-FILM TRANSISTORS WITH POLYCRYSTALLINE SILICON PREPARED BY A NEW ANNEALING METHOD [J].
NAM, KS ;
SONG, YH ;
BAEK, JT ;
KONG, HJ ;
LEE, SS .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1993, 32 (5A) :1908-1912
[9]   RAPID THERMAL MULTIPROCESSING FOR A PROGRAMMABLE FACTORY FOR ADAPTABLE MANUFACTURING OF ICS [J].
SARASWAT, KC ;
APTE, PP ;
BOOTH, L ;
CHEN, YZ ;
DANKOSKI, PCP ;
DEGERTEKIN, FL ;
FRANKLIN, GF ;
KHURIYAKUB, BT ;
MOSLEHI, MM ;
SCHAPER, C ;
GYUGYI, PJ ;
LEE, YJ ;
PEI, J ;
WOOD, SC .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (02) :159-175
[10]  
SUBRAMANIAN V, IN PRESS P MAT RES S