Current drive enhancement by using high-permittivity gate insulator in SOI MOSFET's and its limitation

被引:22
作者
Shimada, H [2 ]
Ohmi, T
机构
[1] TOHOKU UNIV,RES INST ELECTR COMMUN,LAB ELECTR INTELLIGENT SYST,SENDAI,MIYAGI 98077,JAPAN
[2] TOHOKU UNIV,FAC ENGN,DEPT ELECTR,SENDAI,MIYAGI 98077,JAPAN
关键词
D O I
10.1109/16.485657
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Speed enhancement effect by using high-permittivity gate insulator in SOI MOSFET and its limitation were investigated by two-dimensional device simulator and circuit simulator. The SOI structure is suitable to have excellent current drive by using high-permittivity gate insulator, Although the gate capacitance increases as a function of its dielectric constant, the current drive does not increase proportionally due to the inversion capacitance. According to the simulation results of the delay time, when the pulse waveforms driven by a CMOS inverter are propagated through 1mm-long interconnects, the delay time significantly reduces at the dielectric constant value of around 25 (Ta2O5). Thus, it is worthwhile using Ta2O5 for gate insulator to achieve high-speed operation, Furthermore, the reduction of source parasitic series resistance is a key issue to realize the highest current drive by using high-permittivity gate insulator in SOI MOSFET.
引用
收藏
页码:431 / 435
页数:5
相关论文
共 23 条
[1]   DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE [J].
BALESTRA, F ;
CRISTOLOVEANU, S ;
BENACHIR, M ;
BRINI, J ;
ELEWA, T .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) :410-412
[2]   RECESSED-CHANNEL STRUCTURE FOR FABRICATING ULTRATHIN SOI MOSFET WITH LOW SERIES RESISTANCE [J].
CHAN, MS ;
ASSADERAGHI, F ;
PARKE, SA ;
HU, CM ;
KO, PK .
IEEE ELECTRON DEVICE LETTERS, 1994, 15 (01) :22-24
[3]   ANALYSIS AND CONTROL OF FLOATING-BODY BIPOLAR EFFECTS IN FULLY DEPLETED SUBMICROMETER SOI MOSFETS [J].
CHOI, JY ;
FOSSUM, JG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (06) :1384-1391
[4]   HOT-ELECTRON EFFECTS IN SILICON-ON-INSULATOR N-CHANNEL MOSFET [J].
COLINGE, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (10) :2173-2177
[5]   SCALING THE MOS-TRANSISTOR BELOW 0.1 MU-M - METHODOLOGY, DEVICE STRUCTURES, AND TECHNOLOGY REQUIREMENTS [J].
FIEGNA, C ;
IWAI, H ;
WADA, T ;
SAITO, M ;
SANGIORGI, E ;
RICCO, B .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (06) :941-951
[6]   AN ASYMMETRIC SIDEWALL PROCESS FOR HIGH-PERFORMANCE LDD MOSFETS [J].
HORIUCHI, T ;
HOMMA, T ;
MURAO, Y ;
OKUMURA, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (02) :186-190
[7]  
HWANG JM, 1994, 1994 SYMPOSIUM ON VLSI TECHNOLOGY, P33, DOI 10.1109/VLSIT.1994.324391
[8]  
HWANG JM, 1992, IEDM, P345
[9]  
JOACHIM HO, 1992, IEICE T ELECTRON, VE75C, P1498
[10]  
KOTANI K, 1993, IEICE T ELECTRON, VE76C, P541