共 21 条
[1]
Alam MA, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P345
[8]
A novel and direct determination of the interface traps in sub-100nm CMOS devices with direct tunneling regime (12∼16A) gate oxide
[J].
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2002,
:74-75