共 9 条
[2]
FUJISAWA H, 2001, MATER RES SOC S P, V655
[6]
Ross I.M, 1957, U.S. Patent, Patent No. 2791760
[8]
Analysis and improvement of retention time of memorized state of metal-ferroelectric-insulator-semiconductor structure for ferroelectric gate FET memory
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS,
2001, 40 (4B)
:2923-2927
[9]
WU SY, 1974, IEEE T ELECTRON DEV, V21, P8