High-mobility ultrathin strained Ge MOSFETs on bulk and SOI with low band-to-band tunneling leakage: Experiments

被引:105
作者
Krishnamohan, T [1 ]
Krivokapic, Z
Uchida, K
Nishi, Y
Saraswat, KC
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
[2] AMD, Sunnyvale, CA 94088 USA
[3] Toshiba Co Ltd, Tokyo 105, Japan
关键词
band-to-band tunneling (BTBT); CCFET HEMT; center-channel MOSFET; double-gate (DG) MOSFET; germanium (Ge); heterostructure; high-k; high mobility; high performance; HOI; k.p; low power; Luttinger-Kohn; MODFET; Monte-Carlo; MOS-MODFET; MOSFET; quantum well; SiGe; silicon; silicon-on-insulator (SOI); strain; strained-silicon-directly-on-insulator (SSDOI); terahertz; transistor; trap-assisted tunneling (TAT);
D O I
10.1109/TED.2006.872362
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, the tradeoffs between higher mobility (smaller bandgap) channel and lower hand-to-hand tunneling (BTBT) leakage have been investigated. In particular, through detailed experiments and simulations, the transport and leakage in ultrathin (UT) strained germanium (Ge) MOSFETs on bulk and silicon-on-insulator (SOI) have been examined. In the case of strained Ge MOSFETs on bulk Si, the resulting optimal structure obtained was a UT low-defect 2-mn fully strained Ge epi channel on relaxed Si, with a 4-nm Si cap layer. The fabricated device shows very high mobility enhancements > 3.5x over bulk Si devices, 2x mobility enhancement and > 10x BTBT reduction over 4-nm strained Ge, and surface channel 50% strained SiGe devices. Strained SiGe MOSFETs having UT (T-Ge < 3 nm) very high Ge fraction (similar to 80%) channel and Si cap (T-Si cap < 3 nm) have also been successfully fabricated on thin relaxed SOI substrates (T-SOI = 9 nm). The tradeoffs in obtaining a high-mobility (smaller bandgap) channel with low tunneling leakage on UT-SOI have been investigated in detail. The fabricated device shows very high mobility enhancements of > 4x over bulk Si devices, > 2.5x over strained silicon directly on insulator (SSDOI; strained to 20% relaxed SiGe) devices, and > 1.5 x over 60% strained SiGe (on relaxed bulk Si) devices.
引用
收藏
页码:990 / 999
页数:10
相关论文
共 14 条
[1]   Fabrication of strained Si/strained SiGe/strained si heterostructures on insulator by a bond and etch-back technique [J].
Åberg, I ;
Olubuyide, OO ;
Li, J ;
Hull, R ;
Hoyt, JL .
2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, :35-36
[2]   Epitaxial silicon and germanium on buried insulator heterostructures and devices [J].
Bojarczuk, NA ;
Copel, M ;
Guha, S ;
Narayanan, V ;
Preisler, EJ ;
Ross, FM ;
Shang, H .
APPLIED PHYSICS LETTERS, 2003, 83 (26) :5443-5445
[3]  
Datta S., 2003, IEDM, p28.1.1
[4]   Band structure, deformation potentals, and carrier mobility in strained Si, Ge, and SiGe alloys [J].
Fischetti, MV ;
Laux, SE .
JOURNAL OF APPLIED PHYSICS, 1996, 80 (04) :2234-2252
[5]  
Krishnamohan T, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P82
[6]  
Krishnamohan T, 2004, SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, P191
[7]  
KRISHNAMOHAN T, 2006, IEEE T ELECT DEVICES
[8]  
KRISHNAMOHAN T, 2003, IEDM
[9]   Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors [J].
Lee, ML ;
Fitzgerald, EA ;
Bulsara, MT ;
Currie, MT ;
Lochtefeld, A .
JOURNAL OF APPLIED PHYSICS, 2005, 97 (01)
[10]   TCAD Ready Density Gradient Calculation of Channel Charge for Strained Si/Strained Si1-xGex Dual Channel pMOSFETs on (001) Relaxed Si1-yGey [J].
Nguyen, C. D. ;
Pham, A. T. ;
Jungemann, C. ;
Meinerzhagen, B. .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2004, 3 (3-4) :193-197