Observation of stacking faults in strained Si layers

被引:21
作者
Bedell, SW [1 ]
Fogel, K
Sadana, DK
Chen, H
Domenicucci, A
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Microelect Div, Hopewell Jct, NY 12533 USA
关键词
D O I
10.1063/1.1795354
中图分类号
O59 [应用物理学];
学科分类号
摘要
Defects in strained Si layers grown on relaxed SiGe layers were studied using chemical etching and transmission electron microscopy. Defect densities were measured in strained Si layers formed on SiGe buffer layers grown on bulk Si, as well as silicon-germanium-on-insulator substrates. It is found that, in addition to threading dislocations and dislocation pile ups, stacking faults are present in nearly all of the materials studied. The stacking faults are shown to originate in the relaxed SiGe alloy suggesting that they form during the relaxation of the SiGe layer. (C) American Institute of Physics.
引用
收藏
页码:2493 / 2495
页数:3
相关论文
共 14 条
[1]   Quick turnaround technique for highlighting defects in thin Si/SiGe bilayers [J].
Bedell, SW ;
Sadana, DK ;
Fogel, K ;
Chen, H ;
Domenicucci, A .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (05) :G105-G107
[2]   TOTALLY RELAXED GEXSI1-X LAYERS WITH LOW THREADING DISLOCATION DENSITIES GROWN ON SI SUBSTRATES [J].
FITZGERALD, EA ;
XIE, YH ;
GREEN, ML ;
BRASEN, D ;
KORTAN, AR ;
MICHEL, J ;
MII, YJ ;
WEIR, BE .
APPLIED PHYSICS LETTERS, 1991, 59 (07) :811-813
[3]  
Ghani T., 2003, INT EL DEV M, p11.6.1
[4]   Carrier mobility enhancement in strained Si-On-Insulator fabricated by wafer bonding [J].
Huang, LJ ;
Chu, JO ;
Goma, S ;
D'Emic, CP ;
Koester, SJ ;
Canaperi, DF ;
Mooney, PM ;
Cordes, SA ;
Speidell, JL ;
Anderson, RM ;
Wong, HSP .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :57-58
[5]   SURFACE ORIENTATION AND STACKING-FAULT GENERATION IN STRAINED EPITAXIAL-GROWTH [J].
KVAM, EP ;
HULL, R .
JOURNAL OF APPLIED PHYSICS, 1993, 73 (11) :7407-7411
[6]  
Lee BH, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P946, DOI 10.1109/IEDM.2002.1175993
[7]   GENERATION OF MISFIT DISLOCATIONS IN SEMICONDUCTORS [J].
MAREE, PMJ ;
BARBOUR, JC ;
VANDERVEEN, JF ;
KAVANAGH, KL ;
BULLELIEUWMA, CWT ;
VIEGERS, MPA .
JOURNAL OF APPLIED PHYSICS, 1987, 62 (11) :4413-4420
[8]   Relaxed SiGe-on-insulator substrates without thick SiGe buffer layers [J].
Mizuno, T ;
Sugiyama, N ;
Tezuka, T ;
Takagi, S .
APPLIED PHYSICS LETTERS, 2002, 80 (04) :601-603
[9]   Strained SiNMOSFETs for high performance CMOS technology [J].
Rim, K ;
Koester, S ;
Hargrove, M ;
Chu, J ;
Mooney, PM ;
Ott, J ;
Kanarsky, T ;
Ronsheim, P ;
Ieong, M ;
Grill, A ;
Wong, HSP .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :59-60
[10]   DISLOCATION ETCH FOR (100) PLANES IN SILICON [J].
SECCODARAGONA, F .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1972, 119 (07) :948-+