Scaling of bulk pMOSFETs: (110) Surface orientation versus uniaxial compressive stress

被引:16
作者
Bufler, F. M. [1 ]
Tsibizov, A.
Erlebach, A.
机构
[1] ETH, Inst Integrierte Syst, CH-8050 Zurich, Switzerland
[2] Synopsys Schweiz GmbH, CH-8050 Zurich, Switzerland
关键词
enhanced mobility; Monte Carlo device simulation; PMOS; strained silicon; (110) surface;
D O I
10.1109/LED.2006.886706
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Six-band k (.) p Monte Carlo device simulation is used to estimate the drain current enhancements in (110) surface and in uniaxially compressively stressed bulk pMOSFETs for gate lengths down to 30 nm. Satisfactory agreement is found with measured long-channel mobility enhancements as a function of the channel direction for (110) surface orientation or as a function of stress. It turns out that the stress-induced current improvement becomes larger than for the unstrained-Si (110) surface orientation at stress levels above 1 GPa. Specifically, for a gate length of 45 nm, the on-current enhancement is 50% for 1.5 GPa compared to 35% for the favorable <-110 > channel direction in a (110) pMOSFET.
引用
收藏
页码:992 / 994
页数:3
相关论文
共 21 条
[1]  
Bufler FM, 2006, PROC EUR S-STATE DEV, P174
[2]  
BUFLER FM, 2006, P IWCE VIENN AUSTR M, P101
[3]  
BUFLER FM, 2003, FULL BAND MONTE CARL, V140
[4]   DRIFT VELOCITY OF ELECTRONS AND HOLES AND ASSOCIATED ANISOTROPIC EFFECTS IN SILICON [J].
CANALI, C ;
OTTAVIANI, G ;
ALBERIGI.A .
JOURNAL OF PHYSICS AND CHEMISTRY OF SOLIDS, 1971, 32 (08) :1707-+
[5]  
EZAKI T, 2004, P SISPAD, P53
[6]   Six-band k•p calculation of the hole mobility in silicon inversion layers:: Dependence on surface orientation, strain, and silicon thickness [J].
Fischetti, MV ;
Ren, Z ;
Solomon, PM ;
Yang, M ;
Rim, K .
JOURNAL OF APPLIED PHYSICS, 2003, 94 (02) :1079-1095
[7]   Full-band Monte Carlo simulation of a 0.12cμm-Si-PMOSFET with and without a strained SiGe-channel [J].
Jungemann, C ;
Keith, S ;
Meinerzhagen, B .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :897-900
[8]   (110)-surface strained-SOI CMOS devices [J].
Mizuno, T ;
Sugiyama, N ;
Tezuka, T ;
Moriyama, Y ;
Nakaharai, S ;
Takagi, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (03) :367-374
[9]   Effects of selecting channel direction in improving performance of sub-100nm MOSFETs fabricated on (110) surface Si substrate [J].
Nakamura, H ;
Ezaki, T ;
Iwamoto, T ;
Togo, M ;
Ikezawa, T ;
Ikarashi, N ;
Hane, M ;
Yamamoto, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (4B) :1723-1728
[10]   ELECTRONIC-BAND PARAMETERS IN STRAINED SI(1-X)GE(X) ALLOYS ON SI(1-Y)GE(Y) SUBSTRATES [J].
RIEGER, MM ;
VOGL, P .
PHYSICAL REVIEW B, 1993, 48 (19) :14276-14287