Impact of lateral source/drain abruptness on device performance

被引:48
作者
Kwong, MY [1 ]
Kasnavi, R [1 ]
Griffin, P [1 ]
Plummer, JD [1 ]
Dutton, RW [1 ]
机构
[1] Stanford Univ, Stanford, CA 94305 USA
关键词
D O I
10.1109/TED.2002.806790
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a detailed study of the impact of lateral doping abruptness in the source/drain extension region and the gate-extension overlap length on device performance. Proper choice of the metric used to compare the different device designs is essential. Series resistance and threshold voltage roll-offs are shown to be incomplete measures of device performance that could lead to inconsistent lateral abruptness requirements. While series resistance is seen to improve with increasing junction abruptness, threshold voltage roll-off could be degraded by both lateral junctions that are too gradual and too abrupt-in contrast to the conventional scaling assumptions. The I-on(supernominal)-I-off(subnominal) plot, which takes into account statistical variations of gate length, is proposed as a good metric for comparing different device technology designs. Gate-extension overlap length is shown to interact with lateral doping abruptness and to have a significant impact on device performance.
引用
收藏
页码:1882 / 1890
页数:9
相关论文
共 20 条
[1]  
[Anonymous], 1999, INT TECHNOLOGY ROADM
[2]  
Antoniadis D.A., 1999, MIT Well Tempered Bulk-Si NMOSFET Device
[3]  
Axelrad V, 2000, 2000 INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, P239, DOI 10.1109/IIT.2000.924134
[4]   Improved device technology evaluation and optimization [J].
Connelly, D ;
Foisy, M .
2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, :155-158
[5]   Anomalous short-channel effects in 0.1 mu m MOSFETs [J].
Crabbe, E ;
Logan, R ;
Snare, J ;
Agnello, P ;
Sun, J .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :571-574
[6]   An improved electron and hole mobility model for general purpose device simulation [J].
Darwish, MN ;
Lentz, JL ;
Pinto, MR ;
Zeitzoff, PM ;
Krutsick, TJ ;
Vuong, HH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (09) :1529-1538
[7]  
Felch SB, 2000, 2000 INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, P167, DOI 10.1109/IIT.2000.924116
[8]   Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors [J].
Ghani, T ;
Mistry, K ;
Packan, P ;
Thompson, S ;
Stettler, M ;
Tyagi, S ;
Bohr, M .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :174-175
[9]   A study of ultra shallow junction and tilted channel implantation for high performance 0.1μm pMOSFETs [J].
Goto, K ;
Kase, M ;
Momiyama, K ;
Kurata, H ;
Tanaka, T ;
Deura, M ;
Sanbonsugi, Y ;
Sugii, T .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :631-634
[10]   Series resistance limits for 0.05μm MOSFETs [J].
Keys, P ;
Gossmann, HJ ;
Ng, KK ;
Rafferty, CS .
SUPERLATTICES AND MICROSTRUCTURES, 2000, 27 (2-3) :125-136