In situ barrier formation using rapid thermal annealing of a tungsten nitride/polycrystalline silicon structure

被引:16
作者
Lee, BH [1 ]
Lee, KS [1 ]
Sohn, DK [1 ]
Byun, JS [1 ]
Han, CH [1 ]
Park, JS [1 ]
Han, SB [1 ]
Park, JW [1 ]
机构
[1] Hundai MicroElect Co Ltd, R&D Div, Cheongju Si 361480, South Korea
关键词
D O I
10.1063/1.126401
中图分类号
O59 [应用物理学];
学科分类号
摘要
This letter describes the use of rapid thermal annealing (RTA) to form a barrier layer applicable to the gate electrode in dynamic random access memory devices with a stacked structure [tungsten nitride (WNx)/polycrystalline Si (poly-Si)]. After RTA, the reactively sputtered amorphous WNx film on the poly-Si was transformed to a low-resistive alpha-phase W and nitrogen-segregated layer. Most of the nitrogen in the WNx film was dissipated and a relatively small amount of the nitrogen was segregated at the interface of the alpha-phase W and poly-Si. The segregated layer was estimated to be 2 nm thick and revealed a silicon nitride (Si-N) bonding status. More importantly, we found that this thin segregated layer successfully protected the formation of tungsten silicide, even after RTA at 1000 degrees C for 2 min in a hydrogen environment. (C) 2000 American Institute of Physics. [S0003-6951(00)03418-5].
引用
收藏
页码:2538 / 2540
页数:3
相关论文
共 11 条
[1]  
AFFOLTER K, 1985, MATERIALS RES SOC S, V47, P167
[2]  
AKASAKA Y, 1995, P VLSI MULT INT C VM, P168
[3]   Formation of high conductivity WSix layer and its characterization as a gate electrode [J].
Byun, JS ;
Lee, BH ;
Park, JS ;
Sohn, DK ;
Choi, SJ ;
Kim, JJ .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1998, 145 (09) :3228-3235
[4]   Integration technology of polymetal (W/WSiN/Poly-Si) dual gate CMOS for 1Gbit DRAMs and beyond [J].
Hiura, Y ;
Azuma, A ;
Nakajima, K ;
Akasaka, Y ;
Miyano, K ;
Nitta, H ;
Honjo, A ;
Tsuchida, K ;
Toyoshima, Y ;
Suguro, K ;
Kohyama, Y .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :389-392
[5]   COMPARISON OF TRANSFORMATION TO LOW-RESISTIVITY PHASE AND AGGLOMERATION OF TISI2 AND COSI2 [J].
LASKY, JB ;
NAKOS, JS ;
CAIN, OJ ;
GEISS, PJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (02) :262-269
[6]   NEW METHOD TO IMPROVE THERMAL-STABILITY IN THE INTERFACE OF SILICON AND TUNGSTEN BY THE INTERPOSITION OF PLASMA-DEPOSITED TUNGSTEN NITRIDE THIN-FILM [J].
LEE, CW ;
KIM, YT ;
LEE, JY .
APPLIED PHYSICS LETTERS, 1994, 64 (05) :619-621
[7]   EFFECT OF SELECTIVE TUNGSTEN AS A POLYSILICON SHUNT ON CMOS RING-OSCILLATOR PERFORMANCE [J].
METZ, WA ;
SZLUK, NJ ;
MILLER, GW ;
HAYWORTH, HO .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (07) :372-374
[8]   A novel 0.15 mu m CMOS technology using W/WNx/polysilicon gate electrode and Ti silicided source/drain diffusions [J].
Takagi, MT ;
Miyashita, K ;
Koyama, H ;
Nakajima, K ;
Miyano, K ;
Akasaka, Y ;
Hiura, Y ;
Inaba, S ;
Azuma, A ;
Koike, H ;
Yoshimura, H ;
Suguro, K ;
Ishiuchi, H .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :455-458
[9]   Highly reliable W/TiN/pn-poly-Si gate CMOS technology with simultaneous gate and source/drain doping process [J].
Wakabayashi, H ;
Andoh, T ;
Sato, K ;
Yoshida, K ;
Miyamoto, H ;
Mogami, T ;
Kunio, T .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :447-450
[10]   A new tungsten gate metal oxide semiconductor capacitor using a chemical vapor deposition process [J].
Yeh, WK ;
Shiau, YC ;
Chen, MC .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1997, 144 (01) :214-217