High Performance of Ge nMOSFETs Using SiO2 Interfacial Layer and TiLaO Gate Dielectric

被引：13

作者：

Chen, W. B. ^{[1
]}

Chin, Albert ^{[1
,2
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

[2] Nanoelect Consortium Taiwan, Hsinchu 300, Taiwan

来源：

IEEE ELECTRON DEVICE LETTERS | 2010年 / 31卷 / 01期

关键词：

Ge; nMOSFETs; TaN; TiLaO; SURFACE PASSIVATION; ELECTRON-MOBILITY; SOURCE/DRAIN; ENHANCEMENT; ACTIVATION; CAPACITORS; MOSFETS; STACK;

D O I：

10.1109/LED.2009.2035719

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Using a SiO2 interfacial layer and a high-kappa gate TiLaO dielectric, the TaN/TiLaO/SiO2 on Ge/Si nMOSFETs in this study showed a small 1.1-nm capacitance equivalent thickness, a good high field mobility of 201 cm(2)/(V . s) at 0.5 MV/cm, and a very low OFF-state leakage current of 3.5 x 10(-10) A/mu m. The self-aligned and gate-first metal-gate/high-kappa and Ge nMOSFETs were processed using standard ion implantation and 550 degrees C RTA. The proposed devices are fully compatible with current VLSI fabrication methods.

引用

页码：80 / 82

页数：3

共 15 条

[1]

Bai W.P., 2003, VLSI, P121

[2] Si interlayer passivation on germanium MOS capacitors with high-κ dielectric and metal gate [J].

Bai, WP ;

Lu, N ;

Kwong, DL .

IEEE ELECTRON DEVICE LETTERS, 2005, 26 (06) :378-380

[3] Introduction to focus: The affective turn [J].

Chandler, Aaron D. .

AMERICAN BOOK REVIEW, 2008, 29 (06) :3-4

[4] Improved high-temperature leakage in high-density MIM capacitors by using a TiLaO dielectric and an Ir electrode [J].

Cheng, C. H. ;

Pan, H. C. ;

Yang, H. J. ;

Hsiao, C. N. ;

Chou, C. P. ;

McAlister, S. P. ;

Chin, Albert .

IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) :1095-1097

[5] Physics and modeling of Ge-on-Insulator MOSFETs [J].

Chin, A ;

Kao, HL ;

Tseng, YY ;

Yu, DS ;

Chen, CC ;

McAlister, SP ;

Chi, CC .

PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, :285-288

[6]

Chui CO, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P437, DOI 10.1109/IEDM.2002.1175872

[7]

Huan C.H., 2003, VLSI, P119

[8] Improved Ge surface passivation with ultrathin SiOx enabling high-mobility surface channel pMOSFETs featuring a HfSiO/WN gate stack [J].

Joshi, Sachin ;

Krug, Cristiano ;

Heh, Dawei ;

Na, Hoon Joo ;

Harris, Harlan R. ;

Oh, Jung Woo ;

Kirsch, Paul D. ;

Majhi, Prashant ;

Lee, Byoung Hun ;

Tseng, Hsing-Huang ;

Jammy, Raj ;

Lee, Jack C. ;

Banerjee, Sanjay K. .

IEEE ELECTRON DEVICE LETTERS, 2007, 28 (04) :308-311

[9] Low-Threshold-Voltage TaN/Ir/LaTiO p-MOSFETs Incorporating Low-Temperature-Formed Shallow Junctions [J].

Lin, S. H. ;

Cheng, C. H. ;

Chen, W. B. ;

Yeh, F. S. ;

Chin, Albert .

IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) :681-683

[10]

Park JH, 2008, INT EL DEVICES MEET, P389

← 1 2 →