A 0.1-μm delta-doped MOSFET fabricated with post-low-energy implanting selective epitaxy

被引:54
作者
Noda, K [1 ]
Tatsumi, T
Uchida, T
Nakajima, K
Miyamoto, H
Hu, CM
机构
[1] NEC Corp Ltd, ULSI Device Dev Labs, Memory Device Dev Lab, Kanagawa 229, Japan
[2] NEC Corp Ltd, Microelect Res Labs, Ibaraki, Osaka 305, Japan
[3] Univ Calif Berkeley, Dept Comp Sci & Elect Engn, Berkeley, CA 94720 USA
关键词
epitaxial growth; MOSFET's; silicon;
D O I
10.1109/16.662780
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple fabrication technology for delta-doped MOSFET's, named post-low-energy implanting selective epitaxy (PLISE) is presented, The PLISE technology needs no additional photo-lithography mask, deposition step or etching step even for CMOS devices, The only additional step is growing undoped epitaxial channel layers by UHV-CVD after the channel implantation, With this technology, the delta-doped NMOSFET's with 0.1-mu m gate length were successfully fabricated. By optimizing the epi-layer thickness and the channel doping level, short-channel effects are suppressed enough to achieve 0.1-mu m gate length, Moreover, the junction capacitance at zero bias is reduced by 50%.
引用
收藏
页码:809 / 814
页数:6
相关论文
共 10 条
[1]  
[Anonymous], JPN J APPL PHYS S
[2]  
Aoki M., 1990, International Electron Devices Meeting 1990. Technical Digest (Cat. No.90CH2865-4), P939, DOI 10.1109/IEDM.1990.237087
[3]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268
[4]  
Hori A., 1993, International Electron Devices Meeting 1993. Technical Digest (Cat. No.93CH3361-3), P909, DOI 10.1109/IEDM.1993.347253
[5]  
KIRCHER R, 1991, SSDM, P672
[6]  
NODA H, 1993, SSDM, P23
[7]  
SZE SM, 1981, PHYSICS SEMICONDUCTO, P369
[8]   SELECTIVE EPITAXIAL-GROWTH BY UHV-CVD USING SI2H6 AND CL-2 [J].
TATSUMI, T ;
AKETAGAWA, K ;
HIROI, M ;
SAKAI, J .
JOURNAL OF CRYSTAL GROWTH, 1992, 120 (1-4) :275-278
[9]  
YAMAGUCHI K, 1988, SSDM, P17
[10]   SCALING THE SI MOSFET - FROM BULK TO SOI TO BULK [J].
YAN, RH ;
OURMAZD, A ;
LEE, KF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (07) :1704-1710