Impact of scaling silicon film thickness and channel width on SOI MOSFET with reoxidized MESA isolation

被引:4
作者
Fung, SKH [1 ]
Chan, MS [1 ]
Ko, PK [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Hong Kong
关键词
MESA isolation; narrow channel width; SOI CMOS; thin-film SOI;
D O I
10.1109/16.669545
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The characteristics of reoxidized MESA isolation for silicon-on-insulator (SOI) MOSFET hale been studied in terms of the dependence of device performance on silicon film thickness and channel width scaling. For devices with silicon film thickness (T-si) smaller than a critical thickness, humps appear in subthreshold IV and negative threshold voltage shift is observed in narrow width devices. The width encroachment (Delta W) also increases rapidly with reducing T-Si. These observations can be explained by the formation of sharp beak and accelerated sidewall oxide growth in these devices. A simple guideline is given to optimize the reoxidation process for different T-Si.
引用
收藏
页码:1105 / 1110
页数:6
相关论文
共 11 条
[1]   RECESSED-CHANNEL STRUCTURE FOR FABRICATING ULTRATHIN SOI MOSFET WITH LOW SERIES RESISTANCE [J].
CHAN, MS ;
ASSADERAGHI, F ;
PARKE, SA ;
HU, CM ;
KO, PK .
IEEE ELECTRON DEVICE LETTERS, 1994, 15 (01) :22-24
[2]  
COLINGE JP, 1991, SILICON INSULATOR
[3]  
HU Y, P 1995 IEEE INT SOI, P26
[4]   LOCOS-induced stress effects on thin-film SOI devices [J].
Huang, CL ;
Soleimani, HR ;
Grula, GJ ;
Sleight, JW ;
Villani, A ;
Ali, H ;
Antoniadis, DA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (04) :646-650
[5]  
JENG MC, 1990, M9090 UCBERL, P112
[6]  
JOYNER K, P 1996 IEEE INT SOI, P104
[7]   MEASUREMENT AND MODELING OF THE SIDEWALL THRESHOLD VOLTAGE OF MESA-ISOLATED SOI MOSFETS [J].
MATLOUBIAN, M ;
SUNDARESAN, R ;
LU, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (05) :938-942
[8]  
MATLOUBIAN M, 1988, P IEEE SOS SOI TECHN, P80
[9]   A ROOM-TEMPERATURE 0.1 MU-M CMOS ON SOI [J].
SHAHIDI, GG ;
ANDERSON, CA ;
CHAPPELL, BA ;
CHAPPELL, TI ;
COMFORT, JH ;
DAVARI, B ;
DENNARD, RH ;
FRANCH, RL ;
MCFARLAND, PA ;
NEELY, JS ;
NING, TH ;
POLCARI, MR ;
WARNOCK, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (12) :2405-2412
[10]   REDUCTION OF THRESHOLD VOLTAGE SENSITIVITY IN SOI MOSFETS [J].
SHERONY, MJ ;
SU, LT ;
CHUNG, JE ;
ANTONIADIS, DA .
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (03) :100-102