Optimum conditions of body effect factor and substrate bias in variable threshold voltage MOSFETs

被引:34
作者
Koura, H [1 ]
Takamiya, M
Hiramoto, T
机构
[1] Univ Tokyo, Inst Ind Sci, Minato Ku, Tokyo 1068558, Japan
[2] Univ Tokyo, VLSI Design & Educ Ctr, Bunkyo Ku, Tokyo 1138656, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2000年 / 39卷 / 4B期
关键词
body effect; variable threshold voltage metal oxide semiconductor field effect transistor (VTMOS); substrate bias; low power; active mode; standby mode; channel engineering;
D O I
10.1143/JJAP.39.2312
中图分类号
O59 [应用物理学];
学科分类号
摘要
The effects of body effect factor (gamma) and substrate bias (V-bs) in a variable threshold voltage metal oxide semiconductor field effect transistor (VTMOS) have been systematically examined by device simulation. The characteristics of a VTMOS are significantly affected by the value of gamma and the V-bs difference (Delta V-bs) between the active mode and the standby mode. Optimal gamma and Delta V-bs to Obtain higher on-current in the active mode and lower off-current in the standby mode are derived. When off-current in the active mode is limited, a larger Delta V-bs and smaller gamma are preferable to obtain a higher drive current. When gamma is fixed, \Delta V-bs\ should be as large as the breakdown and leakage current permits. When Delta V-bs is fixed for some reason, such as breakdown, the optimum gamma depends on the relationship between Delta V-bs and V-dd: gamma should be larger when a large \Delta V-bs\ can be applied, while it should be smaller when the \Delta V-bs\ is small. The scalability of VTMOS is also discussed and it is found that channel engineering is strongly required in a scaled VTMOS. These results will greatly help in designing ultra-low power VTMOS VLSIs, and the VTMOS could be expected to survive in the 50 nm generation depending on the scaling scenario and applications.
引用
收藏
页码:2312 / 2317
页数:6
相关论文
共 15 条
[1]  
ASSADERAGHI F, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P809, DOI 10.1109/IEDM.1994.383301
[2]  
*AV CORP, 1998, MED VER 4 1
[3]   0.18um dual Vt MOSFET process and energy-delay measurement [J].
Chen, ZJ ;
Diaz, C ;
Plummer, JD ;
Cao, M ;
Greene, W .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :851-854
[4]   Supply and threshold voltage scaling for low power CMOS [J].
Gonzalez, R ;
Gordon, BM ;
Horowitz, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) :1210-1216
[5]  
Hiramoto T, 2000, IEICE T ELECTRON, VE83C, P161
[6]  
Keshavarzi A., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P252, DOI 10.1109/LPE.1999.799449
[7]   A 0.9-V, 150-MHz, 10-mW, 4 mm(2), 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme [J].
Kuroda, T ;
Fujita, T ;
Mita, S ;
Nagamatsu, T ;
Yoshioka, S ;
Suzuki, K ;
Sano, F ;
Norishima, M ;
Murota, M ;
Kako, M ;
Kinugawa, M ;
Kakumu, M ;
Sakurai, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) :1770-1779
[8]  
MIZUNO H, 1999, ISSCC, P280
[9]   A 0.1-μm delta-doped MOSFET fabricated with post-low-energy implanting selective epitaxy [J].
Noda, K ;
Tatsumi, T ;
Uchida, T ;
Nakajima, K ;
Miyamoto, H ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (04) :809-814
[10]  
OOWAKI Y, 1998, IEEE INT SOL STAT CI, P88