INVESTIGATION OF VERY FAST AND HIGH-CURRENT TRANSIENTS IN DIGITAL BIPOLAR ICS USING BOTH A NEW COMPACT MODEL AND A DEVICE SIMULATOR

被引:14
作者
SCHROTER, M
REIN, HM
机构
[1] NO TELECOM ELECT LTD,SCI STAFF,OTTAWA,ON K2H 8V4,CANADA
[2] RUHR UNIV BOCHUM,ARBEITSGRP HALBLEITERBAUELEMENTE,D-44780 BOCHUM,GERMANY
关键词
D O I
10.1109/4.384168
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design and optimization of high-speed integrated bipolar circuits requires accurate and physical transistor models. For this, an improved version of the compact model HICUM [1], [2] was developed. It is an extension of the small-signal model recently described in [3] to the large-signal (transient) case. The model, which takes into account emitter periphery and non-quasi-static (NQS) effects, is semi-physical, allowing the calculation of its elements for arbitrary transistor geometries from specific electrical and technological data. This is an important precondition for transistor optimization in a circuit and for worst case analysis. The model was verified for basic building blocks of high-speed digital circuits like emitter follower and current switch. For this, mixed-mode device/circuit simulation is used instead of measurements, since the latter would give too large errors for the fast transients of interest. It is demonstrated that-in contrast to the obsolete but frequently used SPICE Gummel/Poon model-the new HICUM is well suited for modeling very-high-speed transistor operation also at high current densities. Moreover, it is shown that at very fast transients the influence of NQS effects can no longer be neglected. As a practical application example, a high-speed E(2)CL circuit is simulated using the new model. The results show again that high-current models are very useful for designing IC's at maximum operating speed. This Is because the optimum emitter size is often the minimum size, which is limited by high-current effects. Especially, in the case of current spikes (e.g., in emitter followers) it is difficult to find the optimum emitter size without having adequate transistor models.
引用
收藏
页码:551 / 562
页数:12
相关论文
共 35 条
[1]  
Antognetti P, 1988, SEMICONDUCTOR DEVICE
[3]   STATIC FREQUENCY-DIVIDERS FOR HIGH OPERATING SPEED (25 GHZ, 170MW) AND LOW-POWER CONSUMPTION (16 GHZ, 8MW) IN SELECTIVE EPITAXIAL SI BIPOLAR TECHNOLOGY [J].
FELDER, A ;
STENGL, R ;
HAUENSCHILD, J ;
REIN, HM ;
MEISTER, TF .
ELECTRONICS LETTERS, 1993, 29 (12) :1072-1074
[4]  
FELDER A, 1993, FEB IEEE ISSCC 93, P156
[5]   A CHARGE CONTROL RELATION FOR BIPOLAR TRANSISTORS [J].
GUMMEL, HK .
BELL SYSTEM TECHNICAL JOURNAL, 1970, 49 (01) :115-+
[6]   LATERAL SCALING EFFECTS ON HIGH-CURRENT TRANSIENTS IN SUBMICROMETER BIPOLAR-TRANSISTORS [J].
HAMASAKI, T ;
WADA, T ;
SHIGYO, N ;
YOSHIMI, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (10) :1620-1626
[7]  
HAUENSCHILD J, 1992, PROCEEDINGS OF THE 1992 BIPOLAR / BICMOS CIRCUITS AND TECHNOLOGY MEETING, P151, DOI 10.1109/BIPOL.1992.274062
[8]  
HAUENSCHILD J, 1989, IEEE J SOLID STATE C, V24, P763
[9]   A COMPACT BIPOLAR-TRANSISTOR MODEL FOR VERY-HIGH-FREQUENCY APPLICATIONS WITH SPECIAL REGARD TO NARROW EMITTER STRIPES AND HIGH-CURRENT DENSITIES [J].
KOLDEHOFF, A ;
SCHROTER, M ;
REIN, HM .
SOLID-STATE ELECTRONICS, 1993, 36 (07) :1035-1048
[10]   TWO-DIMENSIONAL TRANSIENT ANALYSIS OF A COLLECTOR-UP ECL INVERTER [J].
KUO, JB ;
YANG, TS ;
DUTTON, RW ;
WOOLEY, BA .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (10) :1038-1045