OXIDATION-SHARPENED GATED FIELD EMITTER ARRAY PROCESS

被引:43
作者
MCGRUER, NE
WARNER, K
SINGHAL, P
GU, JJ
CHUNG, C
机构
[1] Department of Electrical and Computer Engineering, Northeastern University, Boston
关键词
D O I
10.1109/16.88531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Structural and electrical characteristics of silicon field emitter arrays are reported. The process uses plasma etching and oxidation to form the field emission tips, and allows control of the aspect ratio of the devices. Processing limits and process latitude are discussed. We observe average currents of 0.3-mu-A/emitter in 1300-emitter arrays, and the emission is stable at 5 x 10(-8) torr. The arrays exhibit a soft failure behavior, where individual emission tips fail as the gate voltage is increased, but the array as a whole continues to operate.
引用
收藏
页码:2389 / 2391
页数:3
相关论文
共 14 条
[1]   FIELD EMITTER TIPS FOR VACUUM MICROELECTRONIC DEVICES [J].
CHIN, KK ;
MARCUS, RB .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1990, 8 (04) :3586-3590
[2]  
Gray H. F., 1981, U.S. patent, Patent No. [4,307,507, 4307507]
[3]   ULTRAHIGH-VACUUM FIELD EMITTER ARRAY WAFER TESTER [J].
GRAY, HF ;
ARDIS, L ;
CAMPISI, GJ .
REVIEW OF SCIENTIFIC INSTRUMENTS, 1987, 58 (02) :301-304
[4]  
ITOH J, 1989, I PHYS C SER, V99
[5]  
JONES GW, 1990, 3RD INT VAC MICR C M
[6]   SEMICONDUCTOR FABRICATION TECHNOLOGY APPLIED TO MICROMETER VALVES [J].
LEE, RA ;
PATEL, C ;
WILLIAMS, HA ;
CADE, NA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) :2703-2708
[7]  
LEWIS B, 1964, MICROELECTRON RELIAB, V3, P109
[8]   MODELING AND FABRICATING MICRO-CAVITY INTEGRATED VACUUM TUBES [J].
ORVIS, WJ ;
MCCONAGHY, CF ;
CIARLO, DR ;
YEE, JH ;
HEE, EW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) :2651-2658
[9]   STRUCTURAL EVALUATION OF SILICON OXIDE FILMS [J].
PLISKIN, WA ;
LEHMAN, HS .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1965, 112 (10) :1013-&
[10]  
Shoulders K R, 1961, ADV COMPUT, V2, P135