POWER CONSCIOUS CAD TOOLS AND METHODOLOGIES - A PERSPECTIVE

被引:86
作者
SINGH, D
RABAEY, JM
PEDRAM, M
CATTHOOR, F
RAJGOPAL, S
SEHGAL, N
MOZDZEN, TJ
机构
[1] UNIV SO CALIF,DEPT ELECT ENGN SYST,LOS ANGELES,CA 90089
[2] IMEC LAB,B-3030 LOUVAIN,BELGIUM
关键词
D O I
10.1109/5.371967
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Power consumption is rapidly becoming an area of growing concern in IC and system design houses. Issues such as battery life, thermal limits, packaging constraints and cooling options are becoming key factors in the success of a product. As a consequence, IC and system designers are beginning to see the impact of power on design area, design speed, design complexity and manufacturing cost. While process and voltage scaling can achieve significant power reductions, these are expensive strategies that require industry momentum, that only pay off in the long run, Technology independent gains for power come from the area of design for low power which has a much higher return on investment (ROI). But low power design is not only a new area but is also a complex endeavor requiring a broad range of synergistic capabilities from architecture/microarchitecture design to package design. It changes traditional IC design from a two-dimensional problem (Area/Performance) to a three-dimensional one (Area/Perfomance/Power). This paper describes the CAD tools and methodologies required to effect efficient design for low power, It is targeted to a wide audience and tries to convey an understanding of the breadth of the problem. It explains the state of the art in CAD tools and methodologies, The paper is written in the form of a tutorial, making it easy to read by keeping the technical depth to a minimum while supplying a wealth of technical references. Simultaneously the paper identifies unresolved problems in an attempt to incite research in these areas, Finally an attempt is made to provide commercial CAD tool vendors with an understanding of the needs and lime frames for new CAD tools supporting low power design.
引用
收藏
页码:570 / 594
页数:25
相关论文
共 126 条
[71]   PROBABILISTIC SIMULATION FOR RELIABILITY-ANALYSIS OF CMOS VLSI CIRCUITS [J].
NAJM, FN ;
BURCH, R ;
YANG, P ;
HAJJ, IN .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (04) :439-450
[72]  
NAJM FN, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P644, DOI 10.1145/127601.127744
[73]  
OH SY, 1992, 29TH P ACM IEEE DAC, P184
[74]   PROBABILISTIC TREATMENT OF GENERAL COMBINATIONAL NETWORKS [J].
PARKER, KP ;
MCCLUSKEY, EJ .
IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (06) :668-670
[75]  
PEDRAM M, 1989, 1989 P IEEE INT C CO, P100
[76]   ASYMPTOTIC WAVE-FORM EVALUATION FOR TIMING ANALYSIS [J].
PILLAGE, LT ;
ROHRER, RA .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (04) :352-366
[77]   OPTIMIZING RESOURCE UTILIZATION USING TRANSFORMATIONS [J].
POTKONJAK, M ;
RABAEY, J .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (03) :277-292
[78]  
POWELL SR, 1990, VLSI SIGNAL PROCESSI, V4, P250
[79]  
RABAEY J, 1991, P IEEE ESSCIRC C MIL
[80]  
Rabaey J. M., 1999, DIGITAL INTEGRATED C, V1, P144