A 256K DYNAMIC RAM WITH PAGE-NIBBLE MODE

被引：9

作者：

FUJISHIMA, K ^{[1
]}

OZAKI, H ^{[1
]}

MIYATAKE, H ^{[1
]}

UOYA, S ^{[1
]}

NAGATOMO, M ^{[1
]}

SAITOH, K ^{[1
]}

SHIMOTORI, K ^{[1
]}

OKA, H ^{[1
]}

机构：

[1] COMP DEV LABS LTD,HYOGO,JAPAN

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1983年 / 18卷 / 05期

关键词：

D O I：

10.1109/JSSC.1983.1051980

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：470 / 478

页数：9

共 16 条

[11] A NEW LOOK AT YIELD OF INTEGRATED CIRCUITS [J].

PRICE, JE .

PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1970, 58 (08) :1290-&

[12]

SHIMOTORI K, 1983, ISSCC, P228

[13] LASER PROGRAMMABLE REDUNDANCY AND YIELD IMPROVEMENT IN A 64K DRAM [J].

SMITH, RT ;

CHLIPALA, JD ;

BINDELS, JFM ;

NELSON, RG ;

FISCHER, FH ;

MANTZ, TF .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) :506-514

[14] FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH [J].

TANIGUCHI, M ;

YOSHIHARA, T ;

YAMADA, M ;

SHIMOTORI, K ;

NAKANO, T ;

GAMOU, Y .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) :492-498

[15] HI-C RAM CELL CONCEPT [J].

TASCH, AF ;

CHATTERJEE, PK ;

FU, HS ;

HOLLOWAY, TC .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (01) :33-41

[16]

YAMADA M, 1980, 1980 INT EL DEV M WA, P578

← 1 2 →