FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH

被引:6
作者
TANIGUCHI, M
YOSHIHARA, T
YAMADA, M
SHIMOTORI, K
NAKANO, T
GAMOU, Y
机构
关键词
D O I
10.1109/JSSC.1981.1051628
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:492 / 498
页数:7
相关论文
共 11 条
[1]   A 100 NS 5 V-ONLY 64KX1 MOS DYNAMIC RAM [J].
CHAN, JY ;
BARNES, JJ ;
WANG, CY ;
DEBLASI, JM ;
GUIDRY, MR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (05) :839-846
[2]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268
[3]  
EATON SS, 1981, ISSCC DIG TECH PAPER, P84
[4]   FUNDAMENTAL LIMITATIONS IN MICROELECTRONICS .1. MOS TECHNOLOGY [J].
HOENEISEN, B ;
MEAD, CA .
SOLID-STATE ELECTRONICS, 1972, 15 (07) :819-+
[5]   A 5 V-ONLY 64K DYNAMIC RAM BASED ON HIGH S-N DESIGN [J].
MASUDA, H ;
HORI, R ;
KAMIGAKI, Y ;
ITOH, K ;
KAWAMOTO, H ;
KATTO, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (05) :846-854
[6]   ALPHA-PARTICLE-INDUCED SOFT ERRORS IN DYNAMIC MEMORIES [J].
MAY, TC ;
WOODS, MH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (01) :2-9
[7]   1 MU-M MOSFET VLSI TECHNOLOGY .4. HOT-ELECTRON DESIGN CONSTRAINTS [J].
NING, TH ;
COOK, PW ;
DENNARD, RH ;
OSBURN, CM ;
SCHUSTER, SE ;
YU, HN .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :268-275
[8]  
Rideout V. L., 1979, IBM Technical Disclosure Bulletin, V21, P3828
[9]   HI-C RAM CELL CONCEPT [J].
TASCH, AF ;
CHATTERJEE, PK ;
FU, HS ;
HOLLOWAY, TC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (01) :33-41
[10]  
YAMADA M, 1980, TECH DIG IEEE INT EL, P578