BRIDGING AND STUCK-AT FAULTS

被引：107

作者：

MEI, KCY ^{[1
]}

机构：

[1] STANFORD UNIV, DIGITAL SYS LAB, STANFORD, CA 94305 USA

来源：

关键词：

D O I：

10.1109/T-C.1974.224020

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：720 / 727

页数：8

共 13 条

ARMSTRONG, DB .

IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (01) :66-+

[2] A METHOD FOR DIGITALLY SIMULATING SHORTED INPUT DIODE FAILURES [J].

CHANG, HY .

BELL SYSTEM TECHNICAL JOURNAL, 1969, 48 (06) :1957-+

[3]

FLOMENHOFT MJ, 1973, 3 INT S FAULT TOL CO, P85

[4] FAULT DETECTION IN REDUNDANT CIRCUITS [J].

FRIEDMAN, AD .

IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (01) :99-+

[5]

FRIEDMAN AD, 1973, 3 INT S FAULT TOL CO, P95

GARRETT, LS .

[7] NAND MODEL FOR FAULT DIAGNOSIS IN COMBINATIONAL LOGIC NETWORKS [J].

HAYES, JP .

[8]

Knuth D. E., 1969, ART COMPUTER PROGRAM, V1

[9] FAULT EQUIVALENCE IN COMBINATIONAL LOGIC NETWORKS [J].

MCCLUSKEY, EJ ;

CLEGG, FW .

[10]

MEI KCY, 1970, 2 STANF U DIG SYST L