DESIGN AND ANALYSIS OF A HIERARCHICAL CLOCK DISTRIBUTION-SYSTEM FOR SYNCHRONOUS STANDARD CELL MACROCELL VLSI

被引：21

作者：

FRIEDMAN, EG

POWELL, S

机构：

来源：

关键词：

D O I：

10.1109/JSSC.1986.1052510

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：240 / 246

页数：7

共 20 条

[1] A SYNCHRONOUS APPROACH FOR CLOCKING VLSI SYSTEMS [J].

ANCEAU, F .

[2] THE MODELING OF RESISTIVE INTERCONNECTS FOR INTEGRATED-CIRCUITS [J].

ANTINONE, RJ ;

BROWN, GW .

[3] OPTIMAL INTERCONNECTION CIRCUITS FOR VLSI [J].

BAKOGLU, HB ;

MEINDL, JD .

[4]

BEAUSANG J, 1985, OCT P INT C COMP DES, P68

DEMEY, G .

[6]

DHAR S, 1984, OCT P IEEE INT C COM, P778

[7]

FRIEDMAN E, 1985, MAY P CUST INT CIRC, P389

[8]

FRIEDMAN EG, 1985, J SEMICUSTOM ICS, V2, P5

[9]

GLASSER L, 1985, DESIGN ANAL VLSI CIR

[10] OPTIMIZED OUTPUT STAGE FOR MOS INTEGRATED-CIRCUITS - COMMENT [J].

JAEGER, RC .