YIELD ESTIMATION FOR SERIAL SUPERCHIP

被引：2

作者：

CHEN, W ^{[1
]}

MAVOR, J ^{[1
]}

DENYER, PB ^{[1
]}

RENSHAW, D ^{[1
]}

机构：

[1] UNIV EDINBURGH,DEPT ELECT ENGN,EDINBURGH EH9 3JL,MIDLOTHIAN,SCOTLAND

来源：

IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1989年 / 136卷 / 03期

关键词：

D O I：

10.1049/ip-e.1989.0026

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：187 / 196

页数：10

共 21 条

[1] SUPERCHIP ARCHITECTURE FOR IMPLEMENTING LARGE INTEGRATED SYSTEMS
CHEN, W
MAVOR, J
DENYER, PB
RENSHAW, D
[J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (03): : 137 - 150
[2] CHEN W, 1986, THESIS U EDINBURGH
[3] CHEN W, 1988, IEEE J SOLID STATE C
[4] DINGWALL AGF, 1968, 1968 INT EL DEV M, P82
[5] DEFECT ANALYSIS AND YIELD DEGRADATION OF INTEGRATED-CIRCUITS
GUPTA, A
PORTER, WA
LATHROP, JW
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (03) : 96 - 103
[6] HU SM, 1979, SOLID STATE ELECTRON, V22, P205, DOI 10.1016/0038-1101(79)90114-X
[7] YIELD OPTIMIZATION IN WAFER SCALE CIRCUITS WITH HIERARCHICAL REDUNDANCIES
HUANG, JST
DAUGHTON, JM
[J]. INTEGRATION-THE VLSI JOURNAL, 1986, 4 (01) : 43 - 51
[8] MANGIR TE, 1981, THESIS U CALIFORNIA
[9] MOORE GE, 1970, ELECTRONICS, V43, P126
[10] COST-SIZE OPTIMA OF MONOLITHIC INTEGRATED CIRCUITS
MURPHY, BT
[J]. PROCEEDINGS OF THE IEEE, 1964, 52 (12) : 1537 - &