FULL TEMPERATURE SINGLE EVENT UPSET CHARACTERIZATION OF 2 MICROPROCESSOR TECHNOLOGIES

被引:7
作者
NICHOLS, DK
COSS, JR
SMITH, LS
RAX, B
HUEBNER, M
WATSON, K
机构
关键词
D O I
10.1109/23.25508
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1619 / 1621
页数:3
相关论文
共 4 条
[1]   THE EFFECT OF ELEVATED-TEMPERATURE ON LATCHUP AND BIT ERRORS IN CMOS DEVICES [J].
KOLASINSKI, WA ;
KOGA, R ;
SCHNAUSS, E ;
DUFFEY, J .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1986, 33 (06) :1605-1609
[2]   A SUMMARY OF JPL SINGLE EVENT UPSET TEST DATA FROM MAY 1982, THROUGH JANUARY 1984 [J].
NICHOLS, DK ;
PRICE, WE ;
MALONE, CJ ;
SMITH, LS .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1984, 31 (06) :1186-1189
[3]   TEMPERATURE AND EPI THICKNESS DEPENDENCE OF THE HEAVY-ION INDUCED LATCHUP THRESHOLD FOR A CMOS/EPI 16K STATIC RAM [J].
SMITH, LS ;
NICHOLS, DK ;
COSS, JR ;
PRICE, WE ;
BINDER, D .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) :1800-1802
[4]  
STAPOR WJ, 1986, IEEE T NUCL SCI, V33, P610