A NEW SELF-ALIGNED PLANAR OXIDATION TECHNOLOGY

被引:4
作者
SAKUMA, K
ARITA, Y
DOKEN, M
机构
[1] NTT, Atsugi, Jpn, NTT, Atsugi, Jpn
关键词
SEMICONDUCTING SILICON - Oxidation;
D O I
10.1149/1.2100700
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
This paper presents a new self-aligned planar oxidation technology (SPOT) developed as an isolation process for obtaining highly uniform planar surfaces in very-high-speed biopolar LSI's. In the SPOT isolation process, low temperature (900 degree C) high pressure (0. 8 MPa) oxidation is used. Planarity is found to be independent of the selective oxidation temperature and oxide thickness. Furthermore, no dislocation is generated in this process. A low leakage current vs. high voltage breakdown characteristic is obtained between isolated islands. The results confirm SPOT to be very effective for low temperature isolation indispensable to realizing very-high-speed bipolar large scale integrated circuits (LSI's).
引用
收藏
页码:1503 / 1507
页数:5
相关论文
共 9 条
[1]  
BASUS E, 1976, J ELECTROCHEM SOC, V123, P1929
[2]   LSI SURFACE LEVELING BY RF SPUTTER ETCHING [J].
HOMMA, Y ;
HARADA, S ;
KAJI, T .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1979, 126 (09) :1531-1533
[3]  
JENKINS MW, 1977, J ELECTROCHEM SOC, V124, P757, DOI 10.1149/1.2133401
[4]   A METHOD FOR AREA SAVING PLANAR ISOLATION OXIDES USING OXIDATION PROTECTED SIDEWALLS [J].
KAHNG, D ;
SHANKOFF, TA ;
SHENG, TT ;
HASZKO, SE .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1980, 127 (11) :2468-2471
[5]  
MIYANAGA H, 1984, 16TH C SOL STAT DEV, P225
[6]   METHODS TO IMPROVE SURFACE PLANARITY OF LOCALLY OXIDIZED SILICON DEVICES [J].
SAKAI, H ;
YOSHIMI, T ;
SUGAWARA, K .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1977, 124 (02) :318-320
[7]   GIGABIT LOGIC BIPOLAR TECHNOLOGY - ADVANCED SUPER SELF-ALIGNED PROCESS TECHNOLOGY [J].
SAKAI, T ;
KONAKA, S ;
KOBAYASHI, Y ;
SUZUKI, M ;
KAWAI, Y .
ELECTRONICS LETTERS, 1983, 19 (08) :283-284
[8]  
SIRTL E, 1961, Z METALLKD, V52, P529
[9]  
TAKEMOTO T, 1981, 1981 IEEE INT EL DEV, P708