DESIGN AND APPLICATION OF A 2500-GATE BIPOLAR MACROCELL ARRAY

被引：9

作者：

SUZUKI, M

KONAKA, S

ICHINO, H

SAKAI, T

HORIGUCHI, S

机构：

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1985年 / 20卷 / 05期

关键词：

D O I：

10.1109/JSSC.1985.1052431

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1025 / 1031

页数：7

共 19 条

[1]

AKAZAWA Y, 1978, FEB ISSCC, P208

[2]

HORIGUCHI S, 1985, FEB ISSCC

[3]

ICHINO H, 1984, 16TH C SOL STAT DEV, P217

[4] A 1K-GATE GAAS GATE ARRAY [J].

IKAWA, Y ;

TOYODA, N ;

MOCHIZUKI, M ;

TERADA, T ;

KANAZAWA, K ;

HIROSE, M ;

MIZOGUCHI, T ;

HOJO, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) :721-728

[5]

IWAMURA J, 1984, FEB ISSCC

[6]

KONAKA S, UNPUB IEEE

[7]

Miyanaga H., 1984, 1984 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No. 84CH2061-0), P50

[8]

MIYANAGA H, 1984, 16TH C SOL STAT DEV, P225

[9] A GAAS 16X16 BIT PARALLEL MULTIPLIER [J].

NAKAYAMA, Y ;

SUYAMA, K ;

SHIMIZU, H ;

YOKOYAMA, N ;

OHNISHI, H ;

SHIBATOMI, A ;

ISHIKAWA, H .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) :599-603

[10] GIGABIT LOGIC BIPOLAR TECHNOLOGY - ADVANCED SUPER SELF-ALIGNED PROCESS TECHNOLOGY [J].

SAKAI, T ;

KONAKA, S ;

KOBAYASHI, Y ;

SUZUKI, M ;

KAWAI, Y .

ELECTRONICS LETTERS, 1983, 19 (08) :283-284

← 1 2 →