OPTIMIZED BIT LEVEL SYSTOLIC ARRAY FOR CONVOLUTION

被引:21
作者
MCCANNY, JV [1 ]
MCWHIRTER, JG [1 ]
WOOD, K [1 ]
机构
[1] PRESWICK CIRCUITS LTD,MOSSHILL IND ESTATE,AYR,SCOTLAND
关键词
D O I
10.1049/ip-f-1.1984.0097
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
引用
收藏
页码:632 / 637
页数:6
相关论文
共 11 条
[1]  
EVANS RA, P VLSI 83, P227
[2]  
Kung H., 1980, INTRO VLSI SYSTEMS
[3]  
KUNG HT, 1980, ADV COMPUTERS, V19
[4]   2S COMPLEMENT PIPELINE MULTIPLIERS [J].
LYON, RF .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1976, 24 (04) :418-425
[5]   YIELD ENHANCEMENT OF BIT LEVEL SYSTOLIC ARRAY CHIPS USING FAULT TOLERANT TECHNIQUES [J].
MCCANNY, JV ;
MCWHIRTER, JG .
ELECTRONICS LETTERS, 1983, 19 (14) :525-527
[6]   COMPLETELY ITERATIVE, PIPELINED MULTIPLIER ARRAY SUITABLE FOR VLSI [J].
MCCANNY, JV ;
MCWHIRTER, JG .
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1982, 129 (02) :40-46
[7]   IMPLEMENTATION OF SIGNAL-PROCESSING FUNCTIONS USING 1-BIT SYSTOLIC ARRAYS [J].
MCCANNY, JV ;
MCWHIRTER, JG .
ELECTRONICS LETTERS, 1982, 18 (06) :241-243
[8]   BIT-LEVEL SYSTOLIC ARRAY CIRCUIT FOR MATRIX VECTOR MULTIPLICATION [J].
MCCANNY, JV ;
MCWHIRTER, JG .
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1983, 130 (04) :125-130
[9]  
MCCANNY JV, 1983, Patent No. 8326690
[10]  
MCWHIRTER JG, UNPUB IEEE T CIRCUIT