共 11 条
[1]
EVANS RA, P VLSI 83, P227
[2]
Kung H., 1980, INTRO VLSI SYSTEMS
[3]
KUNG HT, 1980, ADV COMPUTERS, V19
[6]
COMPLETELY ITERATIVE, PIPELINED MULTIPLIER ARRAY SUITABLE FOR VLSI
[J].
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS,
1982, 129 (02)
:40-46
[8]
BIT-LEVEL SYSTOLIC ARRAY CIRCUIT FOR MATRIX VECTOR MULTIPLICATION
[J].
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS,
1983, 130 (04)
:125-130
[9]
MCCANNY JV, 1983, Patent No. 8326690
[10]
MCWHIRTER JG, UNPUB IEEE T CIRCUIT