SIMULATION OF DRY ETCH PROCESSES BY COMPOSITE

被引:10
作者
PELKA, J
MULLER, KP
MADER, H
机构
关键词
D O I
10.1109/43.3144
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:154 / 159
页数:6
相关论文
共 13 条
[1]  
JEWETT R, 1979, UCBERL M7968 U CAL M
[2]   COMPOSITE - A COMPLETE MODELING PROGRAM OF SILICON TECHNOLOGY [J].
LORENZ, J ;
PELKA, J ;
RYSSEL, H ;
SACHS, A ;
SEIDL, A ;
SVOBODA, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (04) :421-430
[3]  
MULLER KP, IN PRESS MICROELECTR
[4]  
MULLER KP, 1986, MICROCIRCUIT ENG C I
[5]   MODELING ION MILLING [J].
NEUREUTHER, AR ;
LIU, CY ;
TING, CH .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1979, 16 (06) :1767-1771
[6]  
NEUREUTHER AR, 1976, OCT P KOD MICR SEM I, P81
[7]   GENERAL SIMULATOR FOR VLSI LITHOGRAPHY AND ETCHING PROCESSES .1. APPLICATION TO PROJECTION LITHOGRAPHY [J].
OLDHAM, WG ;
NANDGAONKAR, SN ;
NEUREUTHER, AR ;
OTOOLE, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :717-722
[8]   A GENERAL SIMULATOR FOR VLSI LITHOGRAPHY AND ETCHING PROCESSES .2. APPLICATION TO DEPOSITION AND ETCHING [J].
OLDHAM, WG ;
NEUREUTHER, AR ;
SUNG, C ;
REYNOLDS, JL ;
NANDGAONKAR, SN .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1455-1459
[9]  
RANGELOW I, COMMUNICATION
[10]  
Rangelow I. W., 1985, Microelectronic Engineering, V3, P639, DOI 10.1016/0167-9317(85)90079-6