HIGH-SPEED JOSEPHSON PROCESSOR TECHNOLOGY

被引:16
作者
HASUO, S
KOTANI, S
INOUE, A
FUJIMAKI, N
机构
[1] Fuiitsu Laboratories Ltd., Atsugi, 243-01, 10–1, Morinosato-Wakamiya
关键词
D O I
10.1109/20.133748
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have demonstrated high-speed operation of Josephson processors. They are, a 4-bit microprocessor, a 4-bit processor, and an 8-bit digital signal processor. In this paper, key technologies to realize these circuits are described from the view point of circuit design. The technologies are, high-speed logic gate, named MVTL (modified Variable Threshold Logic), and three-phase sinusoidal power supply system. The MVTL gate has large operating margin and high sensitivity. MVTL gate family consists of OR, AND, 2/3 Majority (MJ), and Timed Inverter (TI). Using these gates, we have designed a variety of processors. We operate the processors with three-phase power. Its waveform is sinusoidal with dc-offset. This power supply system needs no latch and regulator circuit. It makes the processor very simple and thus results in high-speed operation. To fabricate these processors, niobium junctions are very important, because they are reliable, uniform, controllable, and reproducible. High-speed gate, three-phase, power supply, and niobium junction are indispensable for high-speed Josephson processors.
引用
收藏
页码:2602 / 2609
页数:8
相关论文
共 19 条
  • [1] 9-PS GATE DELAY JOSEPHSON OR GATE WITH MODIFIED VARIABLE THRESHOLD LOGIC
    FUJIMAKI, N
    KOTANI, S
    HASUO, S
    YAMAOKA, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1985, 24 (01): : L1 - L2
  • [2] JOSEPHSON MODIFIED VARIABLE THRESHOLD LOGIC GATES FOR USE IN ULTRA-HIGH-SPEED LSI
    FUJIMAKI, N
    KOTANI, S
    IMAMURA, T
    HASUO, S
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (02) : 433 - 446
  • [3] DESIGN OF 2.5-MICROMETER JOSEPHSON CURRENT INJECTION LOGIC (CIL)
    GHEEWALA, TR
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (02) : 130 - 142
  • [4] FABRICATION PROCESS FOR JOSEPHSON INTEGRATED-CIRCUITS
    GREINER, JH
    KIRCHER, CJ
    KLEPNER, SP
    LAHIRI, SK
    WARNECKE, AJ
    BASAVAIAH, S
    YEN, ET
    BAKER, JM
    BROSIOUS, PR
    HUANG, HCW
    MURAKAMI, M
    AMES, I
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (02) : 195 - 205
  • [5] HIGH-QUALITY REFRACTORY JOSEPHSON TUNNEL-JUNCTIONS UTILIZING THIN ALUMINUM LAYERS
    GURVITCH, M
    WASHINGTON, MA
    HUGGINS, HA
    [J]. APPLIED PHYSICS LETTERS, 1983, 42 (05) : 472 - 474
  • [6] HENDRICKSON N, 1987, P IEEE GAAS S, P191
  • [7] KIKUCHI H, 1983, ISSCC, P128
  • [8] Kotani S., 1990, 1990 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. (Cat. No.90CH2824-1), P148, DOI 10.1109/ISSCC.1990.110170
  • [9] ULTRAHIGH-SPEED LOGIC GATE FAMILY WITH NB/AL-ALOX/NB JOSEPHSON-JUNCTIONS
    KOTANI, S
    FUJIMAKI, N
    IMAMURA, T
    HASUO, S
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (03) : 379 - 384
  • [10] A SUBNANOSECOND CLOCK JOSEPHSON 4-BIT PROCESSOR
    KOTANI, S
    IMAMURA, T
    HASUO, S
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 117 - 124