FIRGEN - A COMPUTER-AIDED-DESIGN SYSTEM FOR HIGH-PERFORMANCE FIR FILTER INTEGRATED-CIRCUITS

被引:56
作者
JAIN, R [1 ]
YANG, PT [1 ]
YOSHINO, T [1 ]
机构
[1] TEXAS INSTRUMENTS INC,VLSI DESIGN LAB,DALLAS,TX 75230
关键词
D O I
10.1109/78.134402
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes automatic architecture and floorplan generation techniques for integrated circuit fixed-coefficient FIR filters that can achieve high sample rates with compact layouts. These techniques have been implemented in a filter design system called FIRGEN that can automate the entire design from filter specifications to final chip layout. It can be retargeted to new cell libraries and place and route tools. Results of four chips designed with FIRGEN are presented. These achieve sample rates ranging from 25 to 112 MHz.
引用
收藏
页码:1655 / 1668
页数:14
相关论文
共 35 条
[1]   COMPUTER-AIDED-DESIGN OF VLSI FIR FILTERS [J].
CAPPELLO, PR ;
WU, CW .
PROCEEDINGS OF THE IEEE, 1987, 75 (09) :1260-1271
[2]  
GINDERDEUREN J, 1986, ISSCC DIG TECH PAPER, P88
[3]  
GLASSER L, 1983, J VLSI COMPUT SYST, V1, P403
[4]  
HARTLEY R, 1989, P CUSTOM INTEGRATED
[5]   A 70-MHZ 8-BIT X 8-BIT PARALLEL PIPELINED MULTIPLIER IN 2.5-MU-M CMOS [J].
HATAMIAN, M ;
CASH, GL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) :505-513
[6]   PARALLEL BIT-LEVEL PIPELINED VLSI DESIGNS FOR HIGH-SPEED SIGNAL-PROCESSING [J].
HATAMIAN, M ;
CASH, GL .
PROCEEDINGS OF THE IEEE, 1987, 75 (09) :1192-1202
[7]  
ISNARDI M, 1988, T CONSUMER ELECTRON, V34, P111
[8]   CUSTOM DESIGN OF A VLSI PCM-FDM TRANSMULTIPLEXER FROM SYSTEM SPECIFICATIONS TO CIRCUIT LAYOUT USING A COMPUTER-AIDED-DESIGN SYSTEM [J].
JAIN, R ;
CATTHOOR, F ;
VANHOOF, J ;
DELOORE, BJS ;
GOOSSENS, G ;
GONCALVEZ, NF ;
CLAESEN, LJM ;
VANGINDERDEUREN, JKJ ;
VANDEWALLE, J ;
DEMAN, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (01) :73-85
[9]  
JAIN R, 1987, VLSI SIGNAL PROCESSI, V2, P361
[10]  
JAIN R, 1984, VLSI PROCESSING, P252