DETAILED ANALYSIS OF EDGE EFFECTS IN SIMOX-MOS TRANSISTORS

被引:32
作者
ELEWA, T
KLEVELAND, B
CRISTOLOVEANU, S
BOUKRISS, B
CHOVET, A
机构
[1] Laboratoire de Physique des Composants à Semiconducteurs (UA-CNRS), Institut National Polytechnique, ENSERG, 38016, Grenoble Cedex
[2] Laboratoire de Physique des Composants à Semiconducteurs (UA-CNRS), Institut National Polytechnique, ENSERG, 38016, Grenoble Cedex
关键词
D O I
10.1109/16.127478
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A comprehensive investigation of edge effects in LOCOS-isolated silicon on insulator devices is made by combining the measurements of the static characteristics, charge pumping, and noise. Even when a substrate bias is used to mask the conduction on the island edges, the high-frequency edge effects are still detectable. Appropriate models are proposed to separate the edge contribution from those of the front and back interfaces. It is found that the defect density on the edges is inhomogeneous, increasing vertically from the top to the bottom of the film and laterally from the middle to the end of the channel. Slow traps are identified at the back interface, close to the source/drain junctions.
引用
收藏
页码:874 / 882
页数:9
相关论文
共 12 条
[1]   DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE [J].
BALESTRA, F ;
CRISTOLOVEANU, S ;
BENACHIR, M ;
BRINI, J ;
ELEWA, T .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) :410-412
[2]   SILO ISOLATION TECHNIQUE - A STUDY OF ACTIVE AND PARASITIC DEVICE CHARACTERISTICS WITH SEMI-RECESSED AND FULLY-RECESSED FIELD OXIDES [J].
COPPEE, JL ;
VANDEWIELE, F .
SOLID-STATE ELECTRONICS, 1988, 31 (05) :887-891
[3]   NARROW CHANNEL-EFFECT ON N-CHANNEL AND P-CHANNEL DEVICES FABRICATED WITH THE SILO AND BOX ISOLATION TECHNIQUES [J].
COPPEE, JL ;
FIGUERAS, E ;
GOFFIN, B ;
GLOESENER, D ;
VANDEWIELE, F .
JOURNAL DE PHYSIQUE, 1988, 49 (C-4) :749-752
[4]  
Cristoloveanu S., 1989, Semiconductor Silicon. Materials Science and Technology. Proceedings of the Summer School, P223
[5]   CHARGE PUMPING IN SILICON ON INSULATOR STRUCTURES USING GATED P-I-N-DIODES [J].
ELEWA, T ;
HADDARA, H ;
CRISTOLOVEANU, S ;
BRUEL, M .
JOURNAL DE PHYSIQUE, 1988, 49 (C-4) :137-140
[6]  
HAOND M, 1989, P ESSDERC 89, P893
[7]   ANALYSIS OF THE CHARGE PUMPING TECHNIQUE AND ITS APPLICATION FOR THE EVALUATION OF MOSFET DEGRADATION [J].
HEREMANS, P ;
WITTERS, J ;
GROESENEKEN, G ;
MAES, HE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (07) :1318-1335
[8]   INTERFACE STATES UNDER LOCOS BIRDS BEAK REGION [J].
MARCHETAUX, JC ;
DOYLE, BS ;
BOUDOU, A .
SOLID-STATE ELECTRONICS, 1987, 30 (07) :745-753
[9]   MEASUREMENT AND MODELING OF THE SIDEWALL THRESHOLD VOLTAGE OF MESA-ISOLATED SOI MOSFETS [J].
MATLOUBIAN, M ;
SUNDARESAN, R ;
LU, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (05) :938-942
[10]   INTERFACE COUPLING EFFECTS IN THIN SILICON-ON-INSULATOR MOSFETS [J].
OUISSE, T ;
CRISTOLOVEANU, S ;
ELEWA, T ;
BOUKRISS, B ;
CHOVET, A .
SUPERLATTICES AND MICROSTRUCTURES, 1990, 8 (01) :111-116