AN ANALYTICAL MODEL OF PUNCHTHROUGH VOLTAGE OF SHORT-CHANNEL MOSFETS WITH NONUNIFORMLY DOPED CHANNELS

被引:3
作者
DASGUPTA, A
LAHIRI, SK
机构
[1] Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur
关键词
D O I
10.1016/0038-1101(90)90041-C
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple and analytical model of the OFF state punchthrough voltage of MOSFETs with nonuniformly doped channels is presented. The model is based on geometrical analysis and uses the concept of punchthrough depth. The model accepts nearly exact doping profiles, instead of the step profile, which has limited application. Gaussian profiles and Pearson-IV type boron implantation profiles have been considered in this paper. The variation of punchthrough voltage with effective channel length, substrate bias, channel doping concentration, source-drain junction depth and gate-oxide thickness have been computed and good agreement with experimental results is obtained. Unlike analytical models presented earlier, this model correctly simulates the effect of substrate bias on punchthrough voltage. © 1990.
引用
收藏
页码:395 / 400
页数:6
相关论文
共 15 条
[1]   SHORT-CHANNEL MOSFETS IN THE PUNCHTHROUGH CURRENT MODE [J].
BARNES, JJ ;
SHIMOHIGASHI, K ;
DUTTON, RW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :446-453
[2]  
DANG LM, 1980, IEEE T ELECTRON DEV, V27, P1533, DOI 10.1109/T-ED.1980.20067
[3]  
DASGUPTA A, 1987, SOLID STATE ELECTRON, V30, P1283, DOI 10.1016/0038-1101(87)90053-0
[4]   A NOVEL ANALYTICAL THRESHOLD VOLTAGE MODEL OF MOSFETS WITH IMPLANTED CHANNELS [J].
DASGUPTA, A ;
LAHIRI, SK .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1986, 61 (05) :655-669
[5]   AN ANALYTICAL THRESHOLD VOLTAGE MODEL OF SHORT-CHANNEL MOSFETS WITH IMPLANTED CHANNELS [J].
DASGUPTA, A ;
LAHIRI, SK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (05) :1177-1178
[6]   A TWO-DIMENSIONAL ANALYTICAL MODEL OF THRESHOLD VOLTAGES OF SHORT-CHANNEL MOSFETS WITH GAUSSIAN-DOPED CHANNELS [J].
DASGUPTA, A ;
LAHIRI, SK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (03) :390-392
[7]   SURFACE CONDUCTION IN SHORT-CHANNEL MOS DEVICES AS A LIMITATION TO VLSI SCALING [J].
EITAN, B ;
FROHMANBENTCHKOWSKY, D .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (02) :254-266
[8]  
FU JS, 1984, IEEE T ELECTRON DEV, V31, P440, DOI 10.1109/T-ED.1984.21548
[9]  
HSU FC, 1983, IEEE T ELECTRON DEV, V30, P1354
[10]   COMPUTER-ANALYSIS OF PUNCH-THROUGH IN MOSFETS [J].
KOTANI, N ;
KAWAZU, S .
SOLID-STATE ELECTRONICS, 1979, 22 (01) :63-+