共 12 条
[1]
ON FINDING A NEARLY MINIMAL SET OF FAULT DETECTION TESTS FOR COMBINATIONAL LOGIC NETS
[J].
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS,
1966, EC15 (01)
:66-+
[2]
FAULT DETECTION IN REDUNDANT CIRCUITS
[J].
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS,
1967, EC16 (01)
:99-+
[3]
ERROR DETECTING AND ERROR CORRECTING CODES
[J].
BELL SYSTEM TECHNICAL JOURNAL,
1950, 29 (02)
:147-160
[4]
MARINOS PM, 1969, MM6963131 BELL TEL L
[6]
PIERCE WH, 1962, REDUNDANCY TECHNIQUE
[7]
POAGE JF, 1963, MATHEMATICAL THEORY, P483
[8]
PROGRAMMED ALGORITHMS TO COMPUTE TESTS TO DETECT AND DISTINGUISH BETWEEN FAILURES IN LOGIC CIRCUITS
[J].
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS,
1967, EC16 (05)
:567-+
[9]
Sellers F.F., 1968, ERROR DETECTING LOGI