43-PS 5.2-GHZ MACROCELL ARRAY LSIS

被引:7
作者
SUZUKI, M
HIRATA, M
KONAKA, S
机构
关键词
D O I
10.1109/4.5942
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1182 / 1188
页数:7
相关论文
共 7 条
[1]  
BREWER DR, 1975, FEB ISSCC, P126
[2]  
Kajii K., 1987, Proceedings of the IEEE 1987 Custom Integrated Circuits Conference (Cat. No.87CH2430-7), P199
[3]  
KONAKA S, 1987, 19TH C SOL STAT DEV, P331
[4]   GIGABIT LOGIC BIPOLAR TECHNOLOGY - ADVANCED SUPER SELF-ALIGNED PROCESS TECHNOLOGY [J].
SAKAI, T ;
KONAKA, S ;
KOBAYASHI, Y ;
SUZUKI, M ;
KAWAI, Y .
ELECTRONICS LETTERS, 1983, 19 (08) :283-284
[5]   DESIGN AND APPLICATION OF A 2500-GATE BIPOLAR MACROCELL ARRAY [J].
SUZUKI, M ;
KONAKA, S ;
ICHINO, H ;
SAKAI, T ;
HORIGUCHI, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) :1025-1031
[6]  
Suzuki M., 1986, Transactions of the Institute of Electronics and Communication Engineers of Japan, Section E (English), VE69, P264
[7]   EXPERIMENTAL EVALUATION OF HIGH ENERGY ION IMPLANTATION GRADIENTS FOR POSSIBLE FABRICATION OF A TRANSISTOR PEDESTAL COLLECTOR [J].
ZIEGLER, JF ;
CROWDER, BL ;
KLEINFELDER, WJ .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1971, 15 (06) :452-+