LSI LOGIC TESTING - AN OVERVIEW

被引:29
作者
MUEHLDORF, EI [1 ]
SAVKAR, AD [1 ]
机构
[1] IBM CORP, DIV GEN TECHNOL, Essex Jct, VT 05452 USA
关键词
D O I
10.1109/TC.1981.6312152
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:1 / 17
页数:17
相关论文
共 66 条
[1]   DEDUCTIVE METHOD FOR SIMULATING FAULTS IN LOGIC CIRCUITS [J].
ARMSTRONG, DB .
IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (05) :464-+
[2]   ON FINDING A NEARLY MINIMAL SET OF FAULT DETECTION TESTS FOR COMBINATIONAL LOGIC NETS [J].
ARMSTRONG, DB .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (01) :66-+
[3]   CAUSE-EFFECT ANALYSIS FOR MULTIPLE FAULT DETECTION IN COMBINATIONAL NETWORKS [J].
BOSSEN, DC ;
HONG, SJ .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (11) :1252-+
[4]  
BOTTORFF P, 1977, ELECTRO 77 NEW YORK
[5]   FUNCTIONAL PARTITIONING AND SIMULATION OF DIGITAL CIRCUITS [J].
BREUER, MA .
IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (11) :1038-&
[6]  
BROWN A, 1969, TR001974 IBM IBM COR
[7]  
Cha C. W., 1976, IBM Technical Disclosure Bulletin, V18, P2715
[8]   COMPARISON OF PARALLEL AND DEDUCTIVE FAULT SIMULATION METHODS [J].
CHANG, HY ;
CHAPPELL, SG ;
ELMENDOR.CH ;
SCHMIDT, LD .
IEEE TRANSACTIONS ON COMPUTERS, 1974, C 23 (11) :1132-1138
[9]  
CHANG HY, 1970, FAULT DIAGNOSIS DIGI
[10]  
CZEPIEL RJ, 1976, 1976 DIG SEM TEST S, V10, P54