EXPERIMENTAL 0.25-MU-M-GATE FULLY DEPLETED CMOS/SIMOX PROCESS USING A NEW 2-STEP LOCOS ISOLATION TECHNIQUE

This paper describes the fabrication process of quarter-micrometer-gate fully depleted CMOS/SIMOX devices, which is characterized by a new lateral isolation technique that can easily achieve 30 nm-class surface planarization and 0.2-mu m-class isolation with no degradation of device characteristics. The distinctive feature of this isolation technique is to use high-temperature two step LOCOS oxidation. The CMOS/SIMOX devices have 50-nm-thick body regions and dual N+/P+ poly-Si gates so that they can surely operate in a fully depleted mode. By applying the CMOS/SIMOX process to the fabrication of a CMOS ring oscillator, which is formed on a gate array designed with a 1.2-mu m wiring pitch, short delay times of 30 and 45 ps/stage have been achieved at supply voltages of 2 and 1 V, respectively. This result demonstrates that the present process is useful for the fabrication of a high-speed VLSI circuit operated at a low supply voltage below 2 V.