BIPOLAR HIGH-GAIN LIMITING AMPLIFIER IC FOR OPTICAL-FIBER RECEIVERS OPERATING UP TO 4 GBIT/S

被引：22

作者：

REIMANN, R

REIN, HM

机构：

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1987年 / 22卷 / 04期

关键词：

D O I：

10.1109/JSSC.1987.1052764

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：504 / 511

页数：8

共 14 条

[1] A DESIGN AND PACKAGING TECHNIQUE FOR A HIGH-GAIN, GIGAHERTZ-BAND SINGLE-CHIP AMPLIFIER [J].

AKAZAWA, Y ;

ISHIHARA, N ;

WAKIMOTO, T ;

KAWARADA, K ;

KONAKA, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (03) :417-423

[2]

CHERRY M, 1963, P I ELECTR ENG, V110, P375

[3]

CLAWIN D, 1987, IEEE J LT, V5, P348

[4] MONOLITHIC INTEGRATION OF A 5.3 GHZ REGENERATIVE FREQUENCY-DIVIDER USING A STANDARD BIPOLAR TECHNOLOGY [J].

DERKSEN, RH ;

REIN, HM .

ELECTRONICS LETTERS, 1985, 21 (22) :1037-1039

[5]

DERKSEN RH, UNPUB IEEE T MICROWA

[6] A WIDEBAND LIMITING AMPLIFIER FOR OPTICAL FIBER REPEATERS [J].

FAULKNER, DW .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (03) :333-340

[7] HIGH-GAIN EQUALIZING AMPLIFIER INTEGRATED-CIRCUITS FOR A GIGABIT OPTICAL REPEATER [J].

OHARA, M ;

AKAZAWA, Y ;

ISHIHARA, N ;

KONAKA, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (03) :703-707

[8] A 4-1 TIME-DIVISION MULTIPLEXER IC FOR BIT RATES UP TO 6 GBIT/S BASED ON A STANDARD BIPOLAR TECHNOLOGY [J].

REIMANN, R ;

REIN, HM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) :785-789

[9]

REIMANN R, 1986, FEB ISSCC, P186

[10] A TIME-DIVISION MULTIPLEXER IC FOR BIT RATES UP TO ABOUT 2 GBITS/S [J].

REIN, HM ;

DANIEL, D ;

DERKSEN, RH ;

LANGMANN, U ;

BOSCH, BG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (03) :306-310

← 1 2 →